Linux 2.6.18.8
[linux-2.6/suspend2-2.6.18.git] / drivers / net / lance.c
blob5b4dbfe5fb7710ff0675b8834a6e014f42b66cf8
1 /* lance.c: An AMD LANCE/PCnet ethernet driver for Linux. */
2 /*
3 Written/copyright 1993-1998 by Donald Becker.
5 Copyright 1993 United States Government as represented by the
6 Director, National Security Agency.
7 This software may be used and distributed according to the terms
8 of the GNU General Public License, incorporated herein by reference.
10 This driver is for the Allied Telesis AT1500 and HP J2405A, and should work
11 with most other LANCE-based bus-master (NE2100/NE2500) ethercards.
13 The author may be reached as becker@scyld.com, or C/O
14 Scyld Computing Corporation
15 410 Severn Ave., Suite 210
16 Annapolis MD 21403
18 Andrey V. Savochkin:
19 - alignment problem with 1.3.* kernel and some minor changes.
20 Thomas Bogendoerfer (tsbogend@bigbug.franken.de):
21 - added support for Linux/Alpha, but removed most of it, because
22 it worked only for the PCI chip.
23 - added hook for the 32bit lance driver
24 - added PCnetPCI II (79C970A) to chip table
25 Paul Gortmaker (gpg109@rsphy1.anu.edu.au):
26 - hopefully fix above so Linux/Alpha can use ISA cards too.
27 8/20/96 Fixed 7990 autoIRQ failure and reversed unneeded alignment -djb
28 v1.12 10/27/97 Module support -djb
29 v1.14 2/3/98 Module support modified, made PCI support optional -djb
30 v1.15 5/27/99 Fixed bug in the cleanup_module(). dev->priv was freed
31 before unregister_netdev() which caused NULL pointer
32 reference later in the chain (in rtnetlink_fill_ifinfo())
33 -- Mika Kuoppala <miku@iki.fi>
35 Forward ported v1.14 to 2.1.129, merged the PCI and misc changes from
36 the 2.1 version of the old driver - Alan Cox
38 Get rid of check_region, check kmalloc return in lance_probe1
39 Arnaldo Carvalho de Melo <acme@conectiva.com.br> - 11/01/2001
41 Reworked detection, added support for Racal InterLan EtherBlaster cards
42 Vesselin Kostadinov <vesok at yahoo dot com > - 22/4/2004
45 static const char version[] = "lance.c:v1.15ac 1999/11/13 dplatt@3do.com, becker@cesdis.gsfc.nasa.gov\n";
47 #include <linux/module.h>
48 #include <linux/kernel.h>
49 #include <linux/string.h>
50 #include <linux/delay.h>
51 #include <linux/errno.h>
52 #include <linux/ioport.h>
53 #include <linux/slab.h>
54 #include <linux/interrupt.h>
55 #include <linux/pci.h>
56 #include <linux/init.h>
57 #include <linux/netdevice.h>
58 #include <linux/etherdevice.h>
59 #include <linux/skbuff.h>
60 #include <linux/bitops.h>
62 #include <asm/io.h>
63 #include <asm/dma.h>
65 static unsigned int lance_portlist[] __initdata = { 0x300, 0x320, 0x340, 0x360, 0};
66 static int lance_probe1(struct net_device *dev, int ioaddr, int irq, int options);
67 static int __init do_lance_probe(struct net_device *dev);
70 static struct card {
71 char id_offset14;
72 char id_offset15;
73 } cards[] = {
74 { //"normal"
75 .id_offset14 = 0x57,
76 .id_offset15 = 0x57,
78 { //NI6510EB
79 .id_offset14 = 0x52,
80 .id_offset15 = 0x44,
82 { //Racal InterLan EtherBlaster
83 .id_offset14 = 0x52,
84 .id_offset15 = 0x49,
87 #define NUM_CARDS 3
89 #ifdef LANCE_DEBUG
90 static int lance_debug = LANCE_DEBUG;
91 #else
92 static int lance_debug = 1;
93 #endif
96 Theory of Operation
98 I. Board Compatibility
100 This device driver is designed for the AMD 79C960, the "PCnet-ISA
101 single-chip ethernet controller for ISA". This chip is used in a wide
102 variety of boards from vendors such as Allied Telesis, HP, Kingston,
103 and Boca. This driver is also intended to work with older AMD 7990
104 designs, such as the NE1500 and NE2100, and newer 79C961. For convenience,
105 I use the name LANCE to refer to all of the AMD chips, even though it properly
106 refers only to the original 7990.
108 II. Board-specific settings
110 The driver is designed to work the boards that use the faster
111 bus-master mode, rather than in shared memory mode. (Only older designs
112 have on-board buffer memory needed to support the slower shared memory mode.)
114 Most ISA boards have jumpered settings for the I/O base, IRQ line, and DMA
115 channel. This driver probes the likely base addresses:
116 {0x300, 0x320, 0x340, 0x360}.
117 After the board is found it generates a DMA-timeout interrupt and uses
118 autoIRQ to find the IRQ line. The DMA channel can be set with the low bits
119 of the otherwise-unused dev->mem_start value (aka PARAM1). If unset it is
120 probed for by enabling each free DMA channel in turn and checking if
121 initialization succeeds.
123 The HP-J2405A board is an exception: with this board it is easy to read the
124 EEPROM-set values for the base, IRQ, and DMA. (Of course you must already
125 _know_ the base address -- that field is for writing the EEPROM.)
127 III. Driver operation
129 IIIa. Ring buffers
130 The LANCE uses ring buffers of Tx and Rx descriptors. Each entry describes
131 the base and length of the data buffer, along with status bits. The length
132 of these buffers is set by LANCE_LOG_{RX,TX}_BUFFERS, which is log_2() of
133 the buffer length (rather than being directly the buffer length) for
134 implementation ease. The current values are 2 (Tx) and 4 (Rx), which leads to
135 ring sizes of 4 (Tx) and 16 (Rx). Increasing the number of ring entries
136 needlessly uses extra space and reduces the chance that an upper layer will
137 be able to reorder queued Tx packets based on priority. Decreasing the number
138 of entries makes it more difficult to achieve back-to-back packet transmission
139 and increases the chance that Rx ring will overflow. (Consider the worst case
140 of receiving back-to-back minimum-sized packets.)
142 The LANCE has the capability to "chain" both Rx and Tx buffers, but this driver
143 statically allocates full-sized (slightly oversized -- PKT_BUF_SZ) buffers to
144 avoid the administrative overhead. For the Rx side this avoids dynamically
145 allocating full-sized buffers "just in case", at the expense of a
146 memory-to-memory data copy for each packet received. For most systems this
147 is a good tradeoff: the Rx buffer will always be in low memory, the copy
148 is inexpensive, and it primes the cache for later packet processing. For Tx
149 the buffers are only used when needed as low-memory bounce buffers.
151 IIIB. 16M memory limitations.
152 For the ISA bus master mode all structures used directly by the LANCE,
153 the initialization block, Rx and Tx rings, and data buffers, must be
154 accessible from the ISA bus, i.e. in the lower 16M of real memory.
155 This is a problem for current Linux kernels on >16M machines. The network
156 devices are initialized after memory initialization, and the kernel doles out
157 memory from the top of memory downward. The current solution is to have a
158 special network initialization routine that's called before memory
159 initialization; this will eventually be generalized for all network devices.
160 As mentioned before, low-memory "bounce-buffers" are used when needed.
162 IIIC. Synchronization
163 The driver runs as two independent, single-threaded flows of control. One
164 is the send-packet routine, which enforces single-threaded use by the
165 dev->tbusy flag. The other thread is the interrupt handler, which is single
166 threaded by the hardware and other software.
168 The send packet thread has partial control over the Tx ring and 'dev->tbusy'
169 flag. It sets the tbusy flag whenever it's queuing a Tx packet. If the next
170 queue slot is empty, it clears the tbusy flag when finished otherwise it sets
171 the 'lp->tx_full' flag.
173 The interrupt handler has exclusive control over the Rx ring and records stats
174 from the Tx ring. (The Tx-done interrupt can't be selectively turned off, so
175 we can't avoid the interrupt overhead by having the Tx routine reap the Tx
176 stats.) After reaping the stats, it marks the queue entry as empty by setting
177 the 'base' to zero. Iff the 'lp->tx_full' flag is set, it clears both the
178 tx_full and tbusy flags.
182 /* Set the number of Tx and Rx buffers, using Log_2(# buffers).
183 Reasonable default values are 16 Tx buffers, and 16 Rx buffers.
184 That translates to 4 and 4 (16 == 2^^4).
185 This is a compile-time option for efficiency.
187 #ifndef LANCE_LOG_TX_BUFFERS
188 #define LANCE_LOG_TX_BUFFERS 4
189 #define LANCE_LOG_RX_BUFFERS 4
190 #endif
192 #define TX_RING_SIZE (1 << (LANCE_LOG_TX_BUFFERS))
193 #define TX_RING_MOD_MASK (TX_RING_SIZE - 1)
194 #define TX_RING_LEN_BITS ((LANCE_LOG_TX_BUFFERS) << 29)
196 #define RX_RING_SIZE (1 << (LANCE_LOG_RX_BUFFERS))
197 #define RX_RING_MOD_MASK (RX_RING_SIZE - 1)
198 #define RX_RING_LEN_BITS ((LANCE_LOG_RX_BUFFERS) << 29)
200 #define PKT_BUF_SZ 1544
202 /* Offsets from base I/O address. */
203 #define LANCE_DATA 0x10
204 #define LANCE_ADDR 0x12
205 #define LANCE_RESET 0x14
206 #define LANCE_BUS_IF 0x16
207 #define LANCE_TOTAL_SIZE 0x18
209 #define TX_TIMEOUT 20
211 /* The LANCE Rx and Tx ring descriptors. */
212 struct lance_rx_head {
213 s32 base;
214 s16 buf_length; /* This length is 2s complement (negative)! */
215 s16 msg_length; /* This length is "normal". */
218 struct lance_tx_head {
219 s32 base;
220 s16 length; /* Length is 2s complement (negative)! */
221 s16 misc;
224 /* The LANCE initialization block, described in databook. */
225 struct lance_init_block {
226 u16 mode; /* Pre-set mode (reg. 15) */
227 u8 phys_addr[6]; /* Physical ethernet address */
228 u32 filter[2]; /* Multicast filter (unused). */
229 /* Receive and transmit ring base, along with extra bits. */
230 u32 rx_ring; /* Tx and Rx ring base pointers */
231 u32 tx_ring;
234 struct lance_private {
235 /* The Tx and Rx ring entries must be aligned on 8-byte boundaries. */
236 struct lance_rx_head rx_ring[RX_RING_SIZE];
237 struct lance_tx_head tx_ring[TX_RING_SIZE];
238 struct lance_init_block init_block;
239 const char *name;
240 /* The saved address of a sent-in-place packet/buffer, for skfree(). */
241 struct sk_buff* tx_skbuff[TX_RING_SIZE];
242 /* The addresses of receive-in-place skbuffs. */
243 struct sk_buff* rx_skbuff[RX_RING_SIZE];
244 unsigned long rx_buffs; /* Address of Rx and Tx buffers. */
245 /* Tx low-memory "bounce buffer" address. */
246 char (*tx_bounce_buffs)[PKT_BUF_SZ];
247 int cur_rx, cur_tx; /* The next free ring entry */
248 int dirty_rx, dirty_tx; /* The ring entries to be free()ed. */
249 int dma;
250 struct net_device_stats stats;
251 unsigned char chip_version; /* See lance_chip_type. */
252 spinlock_t devlock;
255 #define LANCE_MUST_PAD 0x00000001
256 #define LANCE_ENABLE_AUTOSELECT 0x00000002
257 #define LANCE_MUST_REINIT_RING 0x00000004
258 #define LANCE_MUST_UNRESET 0x00000008
259 #define LANCE_HAS_MISSED_FRAME 0x00000010
261 /* A mapping from the chip ID number to the part number and features.
262 These are from the datasheets -- in real life the '970 version
263 reportedly has the same ID as the '965. */
264 static struct lance_chip_type {
265 int id_number;
266 const char *name;
267 int flags;
268 } chip_table[] = {
269 {0x0000, "LANCE 7990", /* Ancient lance chip. */
270 LANCE_MUST_PAD + LANCE_MUST_UNRESET},
271 {0x0003, "PCnet/ISA 79C960", /* 79C960 PCnet/ISA. */
272 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
273 LANCE_HAS_MISSED_FRAME},
274 {0x2260, "PCnet/ISA+ 79C961", /* 79C961 PCnet/ISA+, Plug-n-Play. */
275 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
276 LANCE_HAS_MISSED_FRAME},
277 {0x2420, "PCnet/PCI 79C970", /* 79C970 or 79C974 PCnet-SCSI, PCI. */
278 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
279 LANCE_HAS_MISSED_FRAME},
280 /* Bug: the PCnet/PCI actually uses the PCnet/VLB ID number, so just call
281 it the PCnet32. */
282 {0x2430, "PCnet32", /* 79C965 PCnet for VL bus. */
283 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
284 LANCE_HAS_MISSED_FRAME},
285 {0x2621, "PCnet/PCI-II 79C970A", /* 79C970A PCInetPCI II. */
286 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
287 LANCE_HAS_MISSED_FRAME},
288 {0x0, "PCnet (unknown)",
289 LANCE_ENABLE_AUTOSELECT + LANCE_MUST_REINIT_RING +
290 LANCE_HAS_MISSED_FRAME},
293 enum {OLD_LANCE = 0, PCNET_ISA=1, PCNET_ISAP=2, PCNET_PCI=3, PCNET_VLB=4, PCNET_PCI_II=5, LANCE_UNKNOWN=6};
296 /* Non-zero if lance_probe1() needs to allocate low-memory bounce buffers.
297 Assume yes until we know the memory size. */
298 static unsigned char lance_need_isa_bounce_buffers = 1;
300 static int lance_open(struct net_device *dev);
301 static void lance_init_ring(struct net_device *dev, gfp_t mode);
302 static int lance_start_xmit(struct sk_buff *skb, struct net_device *dev);
303 static int lance_rx(struct net_device *dev);
304 static irqreturn_t lance_interrupt(int irq, void *dev_id, struct pt_regs *regs);
305 static int lance_close(struct net_device *dev);
306 static struct net_device_stats *lance_get_stats(struct net_device *dev);
307 static void set_multicast_list(struct net_device *dev);
308 static void lance_tx_timeout (struct net_device *dev);
312 #ifdef MODULE
313 #define MAX_CARDS 8 /* Max number of interfaces (cards) per module */
315 static struct net_device *dev_lance[MAX_CARDS];
316 static int io[MAX_CARDS];
317 static int dma[MAX_CARDS];
318 static int irq[MAX_CARDS];
320 module_param_array(io, int, NULL, 0);
321 module_param_array(dma, int, NULL, 0);
322 module_param_array(irq, int, NULL, 0);
323 module_param(lance_debug, int, 0);
324 MODULE_PARM_DESC(io, "LANCE/PCnet I/O base address(es),required");
325 MODULE_PARM_DESC(dma, "LANCE/PCnet ISA DMA channel (ignored for some devices)");
326 MODULE_PARM_DESC(irq, "LANCE/PCnet IRQ number (ignored for some devices)");
327 MODULE_PARM_DESC(lance_debug, "LANCE/PCnet debug level (0-7)");
329 int __init init_module(void)
331 struct net_device *dev;
332 int this_dev, found = 0;
334 for (this_dev = 0; this_dev < MAX_CARDS; this_dev++) {
335 if (io[this_dev] == 0) {
336 if (this_dev != 0) /* only complain once */
337 break;
338 printk(KERN_NOTICE "lance.c: Module autoprobing not allowed. Append \"io=0xNNN\" value(s).\n");
339 return -EPERM;
341 dev = alloc_etherdev(0);
342 if (!dev)
343 break;
344 dev->irq = irq[this_dev];
345 dev->base_addr = io[this_dev];
346 dev->dma = dma[this_dev];
347 if (do_lance_probe(dev) == 0) {
348 dev_lance[found++] = dev;
349 continue;
351 free_netdev(dev);
352 break;
354 if (found != 0)
355 return 0;
356 return -ENXIO;
359 static void cleanup_card(struct net_device *dev)
361 struct lance_private *lp = dev->priv;
362 if (dev->dma != 4)
363 free_dma(dev->dma);
364 release_region(dev->base_addr, LANCE_TOTAL_SIZE);
365 kfree(lp->tx_bounce_buffs);
366 kfree((void*)lp->rx_buffs);
367 kfree(lp);
370 void cleanup_module(void)
372 int this_dev;
374 for (this_dev = 0; this_dev < MAX_CARDS; this_dev++) {
375 struct net_device *dev = dev_lance[this_dev];
376 if (dev) {
377 unregister_netdev(dev);
378 cleanup_card(dev);
379 free_netdev(dev);
383 #endif /* MODULE */
384 MODULE_LICENSE("GPL");
387 /* Starting in v2.1.*, the LANCE/PCnet probe is now similar to the other
388 board probes now that kmalloc() can allocate ISA DMA-able regions.
389 This also allows the LANCE driver to be used as a module.
391 static int __init do_lance_probe(struct net_device *dev)
393 int *port, result;
395 if (high_memory <= phys_to_virt(16*1024*1024))
396 lance_need_isa_bounce_buffers = 0;
398 for (port = lance_portlist; *port; port++) {
399 int ioaddr = *port;
400 struct resource *r = request_region(ioaddr, LANCE_TOTAL_SIZE,
401 "lance-probe");
403 if (r) {
404 /* Detect the card with minimal I/O reads */
405 char offset14 = inb(ioaddr + 14);
406 int card;
407 for (card = 0; card < NUM_CARDS; ++card)
408 if (cards[card].id_offset14 == offset14)
409 break;
410 if (card < NUM_CARDS) {/*yes, the first byte matches*/
411 char offset15 = inb(ioaddr + 15);
412 for (card = 0; card < NUM_CARDS; ++card)
413 if ((cards[card].id_offset14 == offset14) &&
414 (cards[card].id_offset15 == offset15))
415 break;
417 if (card < NUM_CARDS) { /*Signature OK*/
418 result = lance_probe1(dev, ioaddr, 0, 0);
419 if (!result) {
420 struct lance_private *lp = dev->priv;
421 int ver = lp->chip_version;
423 r->name = chip_table[ver].name;
424 return 0;
427 release_region(ioaddr, LANCE_TOTAL_SIZE);
430 return -ENODEV;
433 #ifndef MODULE
434 struct net_device * __init lance_probe(int unit)
436 struct net_device *dev = alloc_etherdev(0);
437 int err;
439 if (!dev)
440 return ERR_PTR(-ENODEV);
442 sprintf(dev->name, "eth%d", unit);
443 netdev_boot_setup_check(dev);
445 err = do_lance_probe(dev);
446 if (err)
447 goto out;
448 return dev;
449 out:
450 free_netdev(dev);
451 return ERR_PTR(err);
453 #endif
455 static int __init lance_probe1(struct net_device *dev, int ioaddr, int irq, int options)
457 struct lance_private *lp;
458 long dma_channels; /* Mark spuriously-busy DMA channels */
459 int i, reset_val, lance_version;
460 const char *chipname;
461 /* Flags for specific chips or boards. */
462 unsigned char hpJ2405A = 0; /* HP ISA adaptor */
463 int hp_builtin = 0; /* HP on-board ethernet. */
464 static int did_version; /* Already printed version info. */
465 unsigned long flags;
466 int err = -ENOMEM;
467 void __iomem *bios;
469 /* First we look for special cases.
470 Check for HP's on-board ethernet by looking for 'HP' in the BIOS.
471 There are two HP versions, check the BIOS for the configuration port.
472 This method provided by L. Julliard, Laurent_Julliard@grenoble.hp.com.
474 bios = ioremap(0xf00f0, 0x14);
475 if (!bios)
476 return -ENOMEM;
477 if (readw(bios + 0x12) == 0x5048) {
478 static const short ioaddr_table[] = { 0x300, 0x320, 0x340, 0x360};
479 int hp_port = (readl(bios + 1) & 1) ? 0x499 : 0x99;
480 /* We can have boards other than the built-in! Verify this is on-board. */
481 if ((inb(hp_port) & 0xc0) == 0x80
482 && ioaddr_table[inb(hp_port) & 3] == ioaddr)
483 hp_builtin = hp_port;
485 iounmap(bios);
486 /* We also recognize the HP Vectra on-board here, but check below. */
487 hpJ2405A = (inb(ioaddr) == 0x08 && inb(ioaddr+1) == 0x00
488 && inb(ioaddr+2) == 0x09);
490 /* Reset the LANCE. */
491 reset_val = inw(ioaddr+LANCE_RESET); /* Reset the LANCE */
493 /* The Un-Reset needed is only needed for the real NE2100, and will
494 confuse the HP board. */
495 if (!hpJ2405A)
496 outw(reset_val, ioaddr+LANCE_RESET);
498 outw(0x0000, ioaddr+LANCE_ADDR); /* Switch to window 0 */
499 if (inw(ioaddr+LANCE_DATA) != 0x0004)
500 return -ENODEV;
502 /* Get the version of the chip. */
503 outw(88, ioaddr+LANCE_ADDR);
504 if (inw(ioaddr+LANCE_ADDR) != 88) {
505 lance_version = 0;
506 } else { /* Good, it's a newer chip. */
507 int chip_version = inw(ioaddr+LANCE_DATA);
508 outw(89, ioaddr+LANCE_ADDR);
509 chip_version |= inw(ioaddr+LANCE_DATA) << 16;
510 if (lance_debug > 2)
511 printk(" LANCE chip version is %#x.\n", chip_version);
512 if ((chip_version & 0xfff) != 0x003)
513 return -ENODEV;
514 chip_version = (chip_version >> 12) & 0xffff;
515 for (lance_version = 1; chip_table[lance_version].id_number; lance_version++) {
516 if (chip_table[lance_version].id_number == chip_version)
517 break;
521 /* We can't allocate dev->priv from alloc_etherdev() because it must
522 a ISA DMA-able region. */
523 SET_MODULE_OWNER(dev);
524 chipname = chip_table[lance_version].name;
525 printk("%s: %s at %#3x,", dev->name, chipname, ioaddr);
527 /* There is a 16 byte station address PROM at the base address.
528 The first six bytes are the station address. */
529 for (i = 0; i < 6; i++)
530 printk(" %2.2x", dev->dev_addr[i] = inb(ioaddr + i));
532 dev->base_addr = ioaddr;
533 /* Make certain the data structures used by the LANCE are aligned and DMAble. */
535 lp = kmalloc(sizeof(*lp), GFP_DMA | GFP_KERNEL);
536 if(lp==NULL)
537 return -ENODEV;
538 if (lance_debug > 6) printk(" (#0x%05lx)", (unsigned long)lp);
539 memset(lp, 0, sizeof(*lp));
540 dev->priv = lp;
541 lp->name = chipname;
542 lp->rx_buffs = (unsigned long)kmalloc(PKT_BUF_SZ*RX_RING_SIZE,
543 GFP_DMA | GFP_KERNEL);
544 if (!lp->rx_buffs)
545 goto out_lp;
546 if (lance_need_isa_bounce_buffers) {
547 lp->tx_bounce_buffs = kmalloc(PKT_BUF_SZ*TX_RING_SIZE,
548 GFP_DMA | GFP_KERNEL);
549 if (!lp->tx_bounce_buffs)
550 goto out_rx;
551 } else
552 lp->tx_bounce_buffs = NULL;
554 lp->chip_version = lance_version;
555 spin_lock_init(&lp->devlock);
557 lp->init_block.mode = 0x0003; /* Disable Rx and Tx. */
558 for (i = 0; i < 6; i++)
559 lp->init_block.phys_addr[i] = dev->dev_addr[i];
560 lp->init_block.filter[0] = 0x00000000;
561 lp->init_block.filter[1] = 0x00000000;
562 lp->init_block.rx_ring = ((u32)isa_virt_to_bus(lp->rx_ring) & 0xffffff) | RX_RING_LEN_BITS;
563 lp->init_block.tx_ring = ((u32)isa_virt_to_bus(lp->tx_ring) & 0xffffff) | TX_RING_LEN_BITS;
565 outw(0x0001, ioaddr+LANCE_ADDR);
566 inw(ioaddr+LANCE_ADDR);
567 outw((short) (u32) isa_virt_to_bus(&lp->init_block), ioaddr+LANCE_DATA);
568 outw(0x0002, ioaddr+LANCE_ADDR);
569 inw(ioaddr+LANCE_ADDR);
570 outw(((u32)isa_virt_to_bus(&lp->init_block)) >> 16, ioaddr+LANCE_DATA);
571 outw(0x0000, ioaddr+LANCE_ADDR);
572 inw(ioaddr+LANCE_ADDR);
574 if (irq) { /* Set iff PCI card. */
575 dev->dma = 4; /* Native bus-master, no DMA channel needed. */
576 dev->irq = irq;
577 } else if (hp_builtin) {
578 static const char dma_tbl[4] = {3, 5, 6, 0};
579 static const char irq_tbl[4] = {3, 4, 5, 9};
580 unsigned char port_val = inb(hp_builtin);
581 dev->dma = dma_tbl[(port_val >> 4) & 3];
582 dev->irq = irq_tbl[(port_val >> 2) & 3];
583 printk(" HP Vectra IRQ %d DMA %d.\n", dev->irq, dev->dma);
584 } else if (hpJ2405A) {
585 static const char dma_tbl[4] = {3, 5, 6, 7};
586 static const char irq_tbl[8] = {3, 4, 5, 9, 10, 11, 12, 15};
587 short reset_val = inw(ioaddr+LANCE_RESET);
588 dev->dma = dma_tbl[(reset_val >> 2) & 3];
589 dev->irq = irq_tbl[(reset_val >> 4) & 7];
590 printk(" HP J2405A IRQ %d DMA %d.\n", dev->irq, dev->dma);
591 } else if (lance_version == PCNET_ISAP) { /* The plug-n-play version. */
592 short bus_info;
593 outw(8, ioaddr+LANCE_ADDR);
594 bus_info = inw(ioaddr+LANCE_BUS_IF);
595 dev->dma = bus_info & 0x07;
596 dev->irq = (bus_info >> 4) & 0x0F;
597 } else {
598 /* The DMA channel may be passed in PARAM1. */
599 if (dev->mem_start & 0x07)
600 dev->dma = dev->mem_start & 0x07;
603 if (dev->dma == 0) {
604 /* Read the DMA channel status register, so that we can avoid
605 stuck DMA channels in the DMA detection below. */
606 dma_channels = ((inb(DMA1_STAT_REG) >> 4) & 0x0f) |
607 (inb(DMA2_STAT_REG) & 0xf0);
609 err = -ENODEV;
610 if (dev->irq >= 2)
611 printk(" assigned IRQ %d", dev->irq);
612 else if (lance_version != 0) { /* 7990 boards need DMA detection first. */
613 unsigned long irq_mask;
615 /* To auto-IRQ we enable the initialization-done and DMA error
616 interrupts. For ISA boards we get a DMA error, but VLB and PCI
617 boards will work. */
618 irq_mask = probe_irq_on();
620 /* Trigger an initialization just for the interrupt. */
621 outw(0x0041, ioaddr+LANCE_DATA);
623 mdelay(20);
624 dev->irq = probe_irq_off(irq_mask);
625 if (dev->irq)
626 printk(", probed IRQ %d", dev->irq);
627 else {
628 printk(", failed to detect IRQ line.\n");
629 goto out_tx;
632 /* Check for the initialization done bit, 0x0100, which means
633 that we don't need a DMA channel. */
634 if (inw(ioaddr+LANCE_DATA) & 0x0100)
635 dev->dma = 4;
638 if (dev->dma == 4) {
639 printk(", no DMA needed.\n");
640 } else if (dev->dma) {
641 if (request_dma(dev->dma, chipname)) {
642 printk("DMA %d allocation failed.\n", dev->dma);
643 goto out_tx;
644 } else
645 printk(", assigned DMA %d.\n", dev->dma);
646 } else { /* OK, we have to auto-DMA. */
647 for (i = 0; i < 4; i++) {
648 static const char dmas[] = { 5, 6, 7, 3 };
649 int dma = dmas[i];
650 int boguscnt;
652 /* Don't enable a permanently busy DMA channel, or the machine
653 will hang. */
654 if (test_bit(dma, &dma_channels))
655 continue;
656 outw(0x7f04, ioaddr+LANCE_DATA); /* Clear the memory error bits. */
657 if (request_dma(dma, chipname))
658 continue;
660 flags=claim_dma_lock();
661 set_dma_mode(dma, DMA_MODE_CASCADE);
662 enable_dma(dma);
663 release_dma_lock(flags);
665 /* Trigger an initialization. */
666 outw(0x0001, ioaddr+LANCE_DATA);
667 for (boguscnt = 100; boguscnt > 0; --boguscnt)
668 if (inw(ioaddr+LANCE_DATA) & 0x0900)
669 break;
670 if (inw(ioaddr+LANCE_DATA) & 0x0100) {
671 dev->dma = dma;
672 printk(", DMA %d.\n", dev->dma);
673 break;
674 } else {
675 flags=claim_dma_lock();
676 disable_dma(dma);
677 release_dma_lock(flags);
678 free_dma(dma);
681 if (i == 4) { /* Failure: bail. */
682 printk("DMA detection failed.\n");
683 goto out_tx;
687 if (lance_version == 0 && dev->irq == 0) {
688 /* We may auto-IRQ now that we have a DMA channel. */
689 /* Trigger an initialization just for the interrupt. */
690 unsigned long irq_mask;
692 irq_mask = probe_irq_on();
693 outw(0x0041, ioaddr+LANCE_DATA);
695 mdelay(40);
696 dev->irq = probe_irq_off(irq_mask);
697 if (dev->irq == 0) {
698 printk(" Failed to detect the 7990 IRQ line.\n");
699 goto out_dma;
701 printk(" Auto-IRQ detected IRQ%d.\n", dev->irq);
704 if (chip_table[lp->chip_version].flags & LANCE_ENABLE_AUTOSELECT) {
705 /* Turn on auto-select of media (10baseT or BNC) so that the user
706 can watch the LEDs even if the board isn't opened. */
707 outw(0x0002, ioaddr+LANCE_ADDR);
708 /* Don't touch 10base2 power bit. */
709 outw(inw(ioaddr+LANCE_BUS_IF) | 0x0002, ioaddr+LANCE_BUS_IF);
712 if (lance_debug > 0 && did_version++ == 0)
713 printk(version);
715 /* The LANCE-specific entries in the device structure. */
716 dev->open = lance_open;
717 dev->hard_start_xmit = lance_start_xmit;
718 dev->stop = lance_close;
719 dev->get_stats = lance_get_stats;
720 dev->set_multicast_list = set_multicast_list;
721 dev->tx_timeout = lance_tx_timeout;
722 dev->watchdog_timeo = TX_TIMEOUT;
724 err = register_netdev(dev);
725 if (err)
726 goto out_dma;
727 return 0;
728 out_dma:
729 if (dev->dma != 4)
730 free_dma(dev->dma);
731 out_tx:
732 kfree(lp->tx_bounce_buffs);
733 out_rx:
734 kfree((void*)lp->rx_buffs);
735 out_lp:
736 kfree(lp);
737 return err;
741 static int
742 lance_open(struct net_device *dev)
744 struct lance_private *lp = dev->priv;
745 int ioaddr = dev->base_addr;
746 int i;
748 if (dev->irq == 0 ||
749 request_irq(dev->irq, &lance_interrupt, 0, lp->name, dev)) {
750 return -EAGAIN;
753 /* We used to allocate DMA here, but that was silly.
754 DMA lines can't be shared! We now permanently allocate them. */
756 /* Reset the LANCE */
757 inw(ioaddr+LANCE_RESET);
759 /* The DMA controller is used as a no-operation slave, "cascade mode". */
760 if (dev->dma != 4) {
761 unsigned long flags=claim_dma_lock();
762 enable_dma(dev->dma);
763 set_dma_mode(dev->dma, DMA_MODE_CASCADE);
764 release_dma_lock(flags);
767 /* Un-Reset the LANCE, needed only for the NE2100. */
768 if (chip_table[lp->chip_version].flags & LANCE_MUST_UNRESET)
769 outw(0, ioaddr+LANCE_RESET);
771 if (chip_table[lp->chip_version].flags & LANCE_ENABLE_AUTOSELECT) {
772 /* This is 79C960-specific: Turn on auto-select of media (AUI, BNC). */
773 outw(0x0002, ioaddr+LANCE_ADDR);
774 /* Only touch autoselect bit. */
775 outw(inw(ioaddr+LANCE_BUS_IF) | 0x0002, ioaddr+LANCE_BUS_IF);
778 if (lance_debug > 1)
779 printk("%s: lance_open() irq %d dma %d tx/rx rings %#x/%#x init %#x.\n",
780 dev->name, dev->irq, dev->dma,
781 (u32) isa_virt_to_bus(lp->tx_ring),
782 (u32) isa_virt_to_bus(lp->rx_ring),
783 (u32) isa_virt_to_bus(&lp->init_block));
785 lance_init_ring(dev, GFP_KERNEL);
786 /* Re-initialize the LANCE, and start it when done. */
787 outw(0x0001, ioaddr+LANCE_ADDR);
788 outw((short) (u32) isa_virt_to_bus(&lp->init_block), ioaddr+LANCE_DATA);
789 outw(0x0002, ioaddr+LANCE_ADDR);
790 outw(((u32)isa_virt_to_bus(&lp->init_block)) >> 16, ioaddr+LANCE_DATA);
792 outw(0x0004, ioaddr+LANCE_ADDR);
793 outw(0x0915, ioaddr+LANCE_DATA);
795 outw(0x0000, ioaddr+LANCE_ADDR);
796 outw(0x0001, ioaddr+LANCE_DATA);
798 netif_start_queue (dev);
800 i = 0;
801 while (i++ < 100)
802 if (inw(ioaddr+LANCE_DATA) & 0x0100)
803 break;
805 * We used to clear the InitDone bit, 0x0100, here but Mark Stockton
806 * reports that doing so triggers a bug in the '974.
808 outw(0x0042, ioaddr+LANCE_DATA);
810 if (lance_debug > 2)
811 printk("%s: LANCE open after %d ticks, init block %#x csr0 %4.4x.\n",
812 dev->name, i, (u32) isa_virt_to_bus(&lp->init_block), inw(ioaddr+LANCE_DATA));
814 return 0; /* Always succeed */
817 /* The LANCE has been halted for one reason or another (busmaster memory
818 arbitration error, Tx FIFO underflow, driver stopped it to reconfigure,
819 etc.). Modern LANCE variants always reload their ring-buffer
820 configuration when restarted, so we must reinitialize our ring
821 context before restarting. As part of this reinitialization,
822 find all packets still on the Tx ring and pretend that they had been
823 sent (in effect, drop the packets on the floor) - the higher-level
824 protocols will time out and retransmit. It'd be better to shuffle
825 these skbs to a temp list and then actually re-Tx them after
826 restarting the chip, but I'm too lazy to do so right now. dplatt@3do.com
829 static void
830 lance_purge_ring(struct net_device *dev)
832 struct lance_private *lp = dev->priv;
833 int i;
835 /* Free all the skbuffs in the Rx and Tx queues. */
836 for (i = 0; i < RX_RING_SIZE; i++) {
837 struct sk_buff *skb = lp->rx_skbuff[i];
838 lp->rx_skbuff[i] = NULL;
839 lp->rx_ring[i].base = 0; /* Not owned by LANCE chip. */
840 if (skb)
841 dev_kfree_skb_any(skb);
843 for (i = 0; i < TX_RING_SIZE; i++) {
844 if (lp->tx_skbuff[i]) {
845 dev_kfree_skb_any(lp->tx_skbuff[i]);
846 lp->tx_skbuff[i] = NULL;
852 /* Initialize the LANCE Rx and Tx rings. */
853 static void
854 lance_init_ring(struct net_device *dev, gfp_t gfp)
856 struct lance_private *lp = dev->priv;
857 int i;
859 lp->cur_rx = lp->cur_tx = 0;
860 lp->dirty_rx = lp->dirty_tx = 0;
862 for (i = 0; i < RX_RING_SIZE; i++) {
863 struct sk_buff *skb;
864 void *rx_buff;
866 skb = alloc_skb(PKT_BUF_SZ, GFP_DMA | gfp);
867 lp->rx_skbuff[i] = skb;
868 if (skb) {
869 skb->dev = dev;
870 rx_buff = skb->data;
871 } else
872 rx_buff = kmalloc(PKT_BUF_SZ, GFP_DMA | gfp);
873 if (rx_buff == NULL)
874 lp->rx_ring[i].base = 0;
875 else
876 lp->rx_ring[i].base = (u32)isa_virt_to_bus(rx_buff) | 0x80000000;
877 lp->rx_ring[i].buf_length = -PKT_BUF_SZ;
879 /* The Tx buffer address is filled in as needed, but we do need to clear
880 the upper ownership bit. */
881 for (i = 0; i < TX_RING_SIZE; i++) {
882 lp->tx_skbuff[i] = NULL;
883 lp->tx_ring[i].base = 0;
886 lp->init_block.mode = 0x0000;
887 for (i = 0; i < 6; i++)
888 lp->init_block.phys_addr[i] = dev->dev_addr[i];
889 lp->init_block.filter[0] = 0x00000000;
890 lp->init_block.filter[1] = 0x00000000;
891 lp->init_block.rx_ring = ((u32)isa_virt_to_bus(lp->rx_ring) & 0xffffff) | RX_RING_LEN_BITS;
892 lp->init_block.tx_ring = ((u32)isa_virt_to_bus(lp->tx_ring) & 0xffffff) | TX_RING_LEN_BITS;
895 static void
896 lance_restart(struct net_device *dev, unsigned int csr0_bits, int must_reinit)
898 struct lance_private *lp = dev->priv;
900 if (must_reinit ||
901 (chip_table[lp->chip_version].flags & LANCE_MUST_REINIT_RING)) {
902 lance_purge_ring(dev);
903 lance_init_ring(dev, GFP_ATOMIC);
905 outw(0x0000, dev->base_addr + LANCE_ADDR);
906 outw(csr0_bits, dev->base_addr + LANCE_DATA);
910 static void lance_tx_timeout (struct net_device *dev)
912 struct lance_private *lp = (struct lance_private *) dev->priv;
913 int ioaddr = dev->base_addr;
915 outw (0, ioaddr + LANCE_ADDR);
916 printk ("%s: transmit timed out, status %4.4x, resetting.\n",
917 dev->name, inw (ioaddr + LANCE_DATA));
918 outw (0x0004, ioaddr + LANCE_DATA);
919 lp->stats.tx_errors++;
920 #ifndef final_version
921 if (lance_debug > 3) {
922 int i;
923 printk (" Ring data dump: dirty_tx %d cur_tx %d%s cur_rx %d.",
924 lp->dirty_tx, lp->cur_tx, netif_queue_stopped(dev) ? " (full)" : "",
925 lp->cur_rx);
926 for (i = 0; i < RX_RING_SIZE; i++)
927 printk ("%s %08x %04x %04x", i & 0x3 ? "" : "\n ",
928 lp->rx_ring[i].base, -lp->rx_ring[i].buf_length,
929 lp->rx_ring[i].msg_length);
930 for (i = 0; i < TX_RING_SIZE; i++)
931 printk ("%s %08x %04x %04x", i & 0x3 ? "" : "\n ",
932 lp->tx_ring[i].base, -lp->tx_ring[i].length,
933 lp->tx_ring[i].misc);
934 printk ("\n");
936 #endif
937 lance_restart (dev, 0x0043, 1);
939 dev->trans_start = jiffies;
940 netif_wake_queue (dev);
944 static int lance_start_xmit(struct sk_buff *skb, struct net_device *dev)
946 struct lance_private *lp = dev->priv;
947 int ioaddr = dev->base_addr;
948 int entry;
949 unsigned long flags;
951 spin_lock_irqsave(&lp->devlock, flags);
953 if (lance_debug > 3) {
954 outw(0x0000, ioaddr+LANCE_ADDR);
955 printk("%s: lance_start_xmit() called, csr0 %4.4x.\n", dev->name,
956 inw(ioaddr+LANCE_DATA));
957 outw(0x0000, ioaddr+LANCE_DATA);
960 /* Fill in a Tx ring entry */
962 /* Mask to ring buffer boundary. */
963 entry = lp->cur_tx & TX_RING_MOD_MASK;
965 /* Caution: the write order is important here, set the base address
966 with the "ownership" bits last. */
968 /* The old LANCE chips doesn't automatically pad buffers to min. size. */
969 if (chip_table[lp->chip_version].flags & LANCE_MUST_PAD) {
970 if (skb->len < ETH_ZLEN) {
971 if (skb_padto(skb, ETH_ZLEN))
972 goto out;
973 lp->tx_ring[entry].length = -ETH_ZLEN;
975 else
976 lp->tx_ring[entry].length = -skb->len;
977 } else
978 lp->tx_ring[entry].length = -skb->len;
980 lp->tx_ring[entry].misc = 0x0000;
982 lp->stats.tx_bytes += skb->len;
984 /* If any part of this buffer is >16M we must copy it to a low-memory
985 buffer. */
986 if ((u32)isa_virt_to_bus(skb->data) + skb->len > 0x01000000) {
987 if (lance_debug > 5)
988 printk("%s: bouncing a high-memory packet (%#x).\n",
989 dev->name, (u32)isa_virt_to_bus(skb->data));
990 memcpy(&lp->tx_bounce_buffs[entry], skb->data, skb->len);
991 lp->tx_ring[entry].base =
992 ((u32)isa_virt_to_bus((lp->tx_bounce_buffs + entry)) & 0xffffff) | 0x83000000;
993 dev_kfree_skb(skb);
994 } else {
995 lp->tx_skbuff[entry] = skb;
996 lp->tx_ring[entry].base = ((u32)isa_virt_to_bus(skb->data) & 0xffffff) | 0x83000000;
998 lp->cur_tx++;
1000 /* Trigger an immediate send poll. */
1001 outw(0x0000, ioaddr+LANCE_ADDR);
1002 outw(0x0048, ioaddr+LANCE_DATA);
1004 dev->trans_start = jiffies;
1006 if ((lp->cur_tx - lp->dirty_tx) >= TX_RING_SIZE)
1007 netif_stop_queue(dev);
1009 out:
1010 spin_unlock_irqrestore(&lp->devlock, flags);
1011 return 0;
1014 /* The LANCE interrupt handler. */
1015 static irqreturn_t
1016 lance_interrupt(int irq, void *dev_id, struct pt_regs * regs)
1018 struct net_device *dev = dev_id;
1019 struct lance_private *lp;
1020 int csr0, ioaddr, boguscnt=10;
1021 int must_restart;
1023 if (dev == NULL) {
1024 printk ("lance_interrupt(): irq %d for unknown device.\n", irq);
1025 return IRQ_NONE;
1028 ioaddr = dev->base_addr;
1029 lp = dev->priv;
1031 spin_lock (&lp->devlock);
1033 outw(0x00, dev->base_addr + LANCE_ADDR);
1034 while ((csr0 = inw(dev->base_addr + LANCE_DATA)) & 0x8600
1035 && --boguscnt >= 0) {
1036 /* Acknowledge all of the current interrupt sources ASAP. */
1037 outw(csr0 & ~0x004f, dev->base_addr + LANCE_DATA);
1039 must_restart = 0;
1041 if (lance_debug > 5)
1042 printk("%s: interrupt csr0=%#2.2x new csr=%#2.2x.\n",
1043 dev->name, csr0, inw(dev->base_addr + LANCE_DATA));
1045 if (csr0 & 0x0400) /* Rx interrupt */
1046 lance_rx(dev);
1048 if (csr0 & 0x0200) { /* Tx-done interrupt */
1049 int dirty_tx = lp->dirty_tx;
1051 while (dirty_tx < lp->cur_tx) {
1052 int entry = dirty_tx & TX_RING_MOD_MASK;
1053 int status = lp->tx_ring[entry].base;
1055 if (status < 0)
1056 break; /* It still hasn't been Txed */
1058 lp->tx_ring[entry].base = 0;
1060 if (status & 0x40000000) {
1061 /* There was an major error, log it. */
1062 int err_status = lp->tx_ring[entry].misc;
1063 lp->stats.tx_errors++;
1064 if (err_status & 0x0400) lp->stats.tx_aborted_errors++;
1065 if (err_status & 0x0800) lp->stats.tx_carrier_errors++;
1066 if (err_status & 0x1000) lp->stats.tx_window_errors++;
1067 if (err_status & 0x4000) {
1068 /* Ackk! On FIFO errors the Tx unit is turned off! */
1069 lp->stats.tx_fifo_errors++;
1070 /* Remove this verbosity later! */
1071 printk("%s: Tx FIFO error! Status %4.4x.\n",
1072 dev->name, csr0);
1073 /* Restart the chip. */
1074 must_restart = 1;
1076 } else {
1077 if (status & 0x18000000)
1078 lp->stats.collisions++;
1079 lp->stats.tx_packets++;
1082 /* We must free the original skb if it's not a data-only copy
1083 in the bounce buffer. */
1084 if (lp->tx_skbuff[entry]) {
1085 dev_kfree_skb_irq(lp->tx_skbuff[entry]);
1086 lp->tx_skbuff[entry] = NULL;
1088 dirty_tx++;
1091 #ifndef final_version
1092 if (lp->cur_tx - dirty_tx >= TX_RING_SIZE) {
1093 printk("out-of-sync dirty pointer, %d vs. %d, full=%s.\n",
1094 dirty_tx, lp->cur_tx,
1095 netif_queue_stopped(dev) ? "yes" : "no");
1096 dirty_tx += TX_RING_SIZE;
1098 #endif
1100 /* if the ring is no longer full, accept more packets */
1101 if (netif_queue_stopped(dev) &&
1102 dirty_tx > lp->cur_tx - TX_RING_SIZE + 2)
1103 netif_wake_queue (dev);
1105 lp->dirty_tx = dirty_tx;
1108 /* Log misc errors. */
1109 if (csr0 & 0x4000) lp->stats.tx_errors++; /* Tx babble. */
1110 if (csr0 & 0x1000) lp->stats.rx_errors++; /* Missed a Rx frame. */
1111 if (csr0 & 0x0800) {
1112 printk("%s: Bus master arbitration failure, status %4.4x.\n",
1113 dev->name, csr0);
1114 /* Restart the chip. */
1115 must_restart = 1;
1118 if (must_restart) {
1119 /* stop the chip to clear the error condition, then restart */
1120 outw(0x0000, dev->base_addr + LANCE_ADDR);
1121 outw(0x0004, dev->base_addr + LANCE_DATA);
1122 lance_restart(dev, 0x0002, 0);
1126 /* Clear any other interrupt, and set interrupt enable. */
1127 outw(0x0000, dev->base_addr + LANCE_ADDR);
1128 outw(0x7940, dev->base_addr + LANCE_DATA);
1130 if (lance_debug > 4)
1131 printk("%s: exiting interrupt, csr%d=%#4.4x.\n",
1132 dev->name, inw(ioaddr + LANCE_ADDR),
1133 inw(dev->base_addr + LANCE_DATA));
1135 spin_unlock (&lp->devlock);
1136 return IRQ_HANDLED;
1139 static int
1140 lance_rx(struct net_device *dev)
1142 struct lance_private *lp = dev->priv;
1143 int entry = lp->cur_rx & RX_RING_MOD_MASK;
1144 int i;
1146 /* If we own the next entry, it's a new packet. Send it up. */
1147 while (lp->rx_ring[entry].base >= 0) {
1148 int status = lp->rx_ring[entry].base >> 24;
1150 if (status != 0x03) { /* There was an error. */
1151 /* There is a tricky error noted by John Murphy,
1152 <murf@perftech.com> to Russ Nelson: Even with full-sized
1153 buffers it's possible for a jabber packet to use two
1154 buffers, with only the last correctly noting the error. */
1155 if (status & 0x01) /* Only count a general error at the */
1156 lp->stats.rx_errors++; /* end of a packet.*/
1157 if (status & 0x20) lp->stats.rx_frame_errors++;
1158 if (status & 0x10) lp->stats.rx_over_errors++;
1159 if (status & 0x08) lp->stats.rx_crc_errors++;
1160 if (status & 0x04) lp->stats.rx_fifo_errors++;
1161 lp->rx_ring[entry].base &= 0x03ffffff;
1163 else
1165 /* Malloc up new buffer, compatible with net3. */
1166 short pkt_len = (lp->rx_ring[entry].msg_length & 0xfff)-4;
1167 struct sk_buff *skb;
1169 if(pkt_len<60)
1171 printk("%s: Runt packet!\n",dev->name);
1172 lp->stats.rx_errors++;
1174 else
1176 skb = dev_alloc_skb(pkt_len+2);
1177 if (skb == NULL)
1179 printk("%s: Memory squeeze, deferring packet.\n", dev->name);
1180 for (i=0; i < RX_RING_SIZE; i++)
1181 if (lp->rx_ring[(entry+i) & RX_RING_MOD_MASK].base < 0)
1182 break;
1184 if (i > RX_RING_SIZE -2)
1186 lp->stats.rx_dropped++;
1187 lp->rx_ring[entry].base |= 0x80000000;
1188 lp->cur_rx++;
1190 break;
1192 skb->dev = dev;
1193 skb_reserve(skb,2); /* 16 byte align */
1194 skb_put(skb,pkt_len); /* Make room */
1195 eth_copy_and_sum(skb,
1196 (unsigned char *)isa_bus_to_virt((lp->rx_ring[entry].base & 0x00ffffff)),
1197 pkt_len,0);
1198 skb->protocol=eth_type_trans(skb,dev);
1199 netif_rx(skb);
1200 dev->last_rx = jiffies;
1201 lp->stats.rx_packets++;
1202 lp->stats.rx_bytes+=pkt_len;
1205 /* The docs say that the buffer length isn't touched, but Andrew Boyd
1206 of QNX reports that some revs of the 79C965 clear it. */
1207 lp->rx_ring[entry].buf_length = -PKT_BUF_SZ;
1208 lp->rx_ring[entry].base |= 0x80000000;
1209 entry = (++lp->cur_rx) & RX_RING_MOD_MASK;
1212 /* We should check that at least two ring entries are free. If not,
1213 we should free one and mark stats->rx_dropped++. */
1215 return 0;
1218 static int
1219 lance_close(struct net_device *dev)
1221 int ioaddr = dev->base_addr;
1222 struct lance_private *lp = dev->priv;
1224 netif_stop_queue (dev);
1226 if (chip_table[lp->chip_version].flags & LANCE_HAS_MISSED_FRAME) {
1227 outw(112, ioaddr+LANCE_ADDR);
1228 lp->stats.rx_missed_errors = inw(ioaddr+LANCE_DATA);
1230 outw(0, ioaddr+LANCE_ADDR);
1232 if (lance_debug > 1)
1233 printk("%s: Shutting down ethercard, status was %2.2x.\n",
1234 dev->name, inw(ioaddr+LANCE_DATA));
1236 /* We stop the LANCE here -- it occasionally polls
1237 memory if we don't. */
1238 outw(0x0004, ioaddr+LANCE_DATA);
1240 if (dev->dma != 4)
1242 unsigned long flags=claim_dma_lock();
1243 disable_dma(dev->dma);
1244 release_dma_lock(flags);
1246 free_irq(dev->irq, dev);
1248 lance_purge_ring(dev);
1250 return 0;
1253 static struct net_device_stats *lance_get_stats(struct net_device *dev)
1255 struct lance_private *lp = dev->priv;
1257 if (chip_table[lp->chip_version].flags & LANCE_HAS_MISSED_FRAME) {
1258 short ioaddr = dev->base_addr;
1259 short saved_addr;
1260 unsigned long flags;
1262 spin_lock_irqsave(&lp->devlock, flags);
1263 saved_addr = inw(ioaddr+LANCE_ADDR);
1264 outw(112, ioaddr+LANCE_ADDR);
1265 lp->stats.rx_missed_errors = inw(ioaddr+LANCE_DATA);
1266 outw(saved_addr, ioaddr+LANCE_ADDR);
1267 spin_unlock_irqrestore(&lp->devlock, flags);
1270 return &lp->stats;
1273 /* Set or clear the multicast filter for this adaptor.
1276 static void set_multicast_list(struct net_device *dev)
1278 short ioaddr = dev->base_addr;
1280 outw(0, ioaddr+LANCE_ADDR);
1281 outw(0x0004, ioaddr+LANCE_DATA); /* Temporarily stop the lance. */
1283 if (dev->flags&IFF_PROMISC) {
1284 /* Log any net taps. */
1285 printk("%s: Promiscuous mode enabled.\n", dev->name);
1286 outw(15, ioaddr+LANCE_ADDR);
1287 outw(0x8000, ioaddr+LANCE_DATA); /* Set promiscuous mode */
1288 } else {
1289 short multicast_table[4];
1290 int i;
1291 int num_addrs=dev->mc_count;
1292 if(dev->flags&IFF_ALLMULTI)
1293 num_addrs=1;
1294 /* FIXIT: We don't use the multicast table, but rely on upper-layer filtering. */
1295 memset(multicast_table, (num_addrs == 0) ? 0 : -1, sizeof(multicast_table));
1296 for (i = 0; i < 4; i++) {
1297 outw(8 + i, ioaddr+LANCE_ADDR);
1298 outw(multicast_table[i], ioaddr+LANCE_DATA);
1300 outw(15, ioaddr+LANCE_ADDR);
1301 outw(0x0000, ioaddr+LANCE_DATA); /* Unset promiscuous mode */
1304 lance_restart(dev, 0x0142, 0); /* Resume normal operation */