2 * File: arch/blackfin/mach-common/ints-priority-sc.c
7 * Description: Set up the interrupt priorities
11 * 1999 D. Jeff Dionne <jeff@uclinux.org>
12 * 2000-2001 Lineo, Inc. D. Jefff Dionne <jeff@lineo.ca>
13 * 2002 Arcturus Networks Inc. MaTed <mated@sympatico.ca>
14 * 2003 Metrowerks/Motorola
15 * 2003 Bas Vermeulen <bas@buyways.nl>
16 * Copyright 2004-2007 Analog Devices Inc.
18 * Bugs: Enter bugs at http://blackfin.uclinux.org/
20 * This program is free software; you can redistribute it and/or modify
21 * it under the terms of the GNU General Public License as published by
22 * the Free Software Foundation; either version 2 of the License, or
23 * (at your option) any later version.
25 * This program is distributed in the hope that it will be useful,
26 * but WITHOUT ANY WARRANTY; without even the implied warranty of
27 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 * GNU General Public License for more details.
30 * You should have received a copy of the GNU General Public License
31 * along with this program; if not, see the file COPYING, or write
32 * to the Free Software Foundation, Inc.,
33 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
36 #include <linux/module.h>
37 #include <linux/kernel_stat.h>
38 #include <linux/seq_file.h>
39 #include <linux/irq.h>
41 #include <linux/kgdb.h>
43 #include <asm/traps.h>
44 #include <asm/blackfin.h>
46 #include <asm/irq_handler.h>
49 # define BF537_GENERIC_ERROR_INT_DEMUX
51 # undef BF537_GENERIC_ERROR_INT_DEMUX
56 * - we have separated the physical Hardware interrupt from the
57 * levels that the LINUX kernel sees (see the description in irq.h)
61 /* Initialize this to an actual value to force it into the .data
62 * section so that we know it is properly initialized at entry into
63 * the kernel but before bss is initialized to zero (which is where
64 * it would live otherwise). The 0x1f magic represents the IRQs we
65 * cannot actually mask out in hardware.
67 unsigned long irq_flags
= 0x1f;
69 /* The number of spurious interrupts */
70 atomic_t num_spurious
;
73 /* irq number for request_irq, available in mach-bf533/irq.h */
75 /* corresponding bit in the SIC_ISR register */
77 } ivg_table
[NR_PERI_INTS
];
80 /* position of first irq in ivg_table for given ivg */
83 } ivg7_13
[IVG13
- IVG7
+ 1];
85 static void search_IAR(void);
88 * Search SIC_IAR and fill tables with the irqvalues
89 * and their positions in the SIC_ISR register.
91 static void __init
search_IAR(void)
93 unsigned ivg
, irq_pos
= 0;
94 for (ivg
= 0; ivg
<= IVG13
- IVG7
; ivg
++) {
97 ivg7_13
[ivg
].istop
= ivg7_13
[ivg
].ifirst
= &ivg_table
[irq_pos
];
99 for (irqn
= 0; irqn
< NR_PERI_INTS
; irqn
++) {
100 int iar_shift
= (irqn
& 7) * 4;
104 bfin_read32((unsigned long *)SIC_IAR0
+
105 (irqn
>> 3)) >> iar_shift
)) {
107 bfin_read32((unsigned long *)SIC_IAR0
+
108 ((irqn
%32) >> 3) + ((irqn
/ 32) * 16)) >> iar_shift
)) {
110 ivg_table
[irq_pos
].irqno
= IVG7
+ irqn
;
111 ivg_table
[irq_pos
].isrflag
= 1 << (irqn
% 32);
112 ivg7_13
[ivg
].istop
++;
120 * This is for BF533 internal IRQs
123 static void ack_noop(unsigned int irq
)
125 /* Dummy function. */
128 static void bfin_core_mask_irq(unsigned int irq
)
130 irq_flags
&= ~(1 << irq
);
131 if (!irqs_disabled())
135 static void bfin_core_unmask_irq(unsigned int irq
)
137 irq_flags
|= 1 << irq
;
139 * If interrupts are enabled, IMASK must contain the same value
140 * as irq_flags. Make sure that invariant holds. If interrupts
141 * are currently disabled we need not do anything; one of the
142 * callers will take care of setting IMASK to the proper value
143 * when reenabling interrupts.
144 * local_irq_enable just does "STI irq_flags", so it's exactly
147 if (!irqs_disabled())
152 static void bfin_internal_mask_irq(unsigned int irq
)
155 bfin_write_SIC_IMASK(bfin_read_SIC_IMASK() &
156 ~(1 << (irq
- (IRQ_CORETMR
+ 1))));
158 unsigned mask_bank
, mask_bit
;
159 mask_bank
= (irq
- (IRQ_CORETMR
+ 1)) / 32;
160 mask_bit
= (irq
- (IRQ_CORETMR
+ 1)) % 32;
161 bfin_write_SIC_IMASK(mask_bank
, bfin_read_SIC_IMASK(mask_bank
) &
167 static void bfin_internal_unmask_irq(unsigned int irq
)
170 bfin_write_SIC_IMASK(bfin_read_SIC_IMASK() |
171 (1 << (irq
- (IRQ_CORETMR
+ 1))));
173 unsigned mask_bank
, mask_bit
;
174 mask_bank
= (irq
- (IRQ_CORETMR
+ 1)) / 32;
175 mask_bit
= (irq
- (IRQ_CORETMR
+ 1)) % 32;
176 bfin_write_SIC_IMASK(mask_bank
, bfin_read_SIC_IMASK(mask_bank
) |
182 static struct irq_chip bfin_core_irqchip
= {
184 .mask
= bfin_core_mask_irq
,
185 .unmask
= bfin_core_unmask_irq
,
188 static struct irq_chip bfin_internal_irqchip
= {
190 .mask
= bfin_internal_mask_irq
,
191 .unmask
= bfin_internal_unmask_irq
,
194 #ifdef BF537_GENERIC_ERROR_INT_DEMUX
195 static int error_int_mask
;
197 static void bfin_generic_error_ack_irq(unsigned int irq
)
202 static void bfin_generic_error_mask_irq(unsigned int irq
)
204 error_int_mask
&= ~(1L << (irq
- IRQ_PPI_ERROR
));
206 if (!error_int_mask
) {
208 bfin_write_SIC_IMASK(bfin_read_SIC_IMASK() &
211 (IRQ_CORETMR
+ 1))));
217 static void bfin_generic_error_unmask_irq(unsigned int irq
)
220 bfin_write_SIC_IMASK(bfin_read_SIC_IMASK() | 1 <<
221 (IRQ_GENERIC_ERROR
- (IRQ_CORETMR
+ 1)));
225 error_int_mask
|= 1L << (irq
- IRQ_PPI_ERROR
);
228 static struct irq_chip bfin_generic_error_irqchip
= {
229 .ack
= bfin_generic_error_ack_irq
,
230 .mask
= bfin_generic_error_mask_irq
,
231 .unmask
= bfin_generic_error_unmask_irq
,
234 static void bfin_demux_error_irq(unsigned int int_err_irq
,
235 struct irq_desc
*intb_desc
)
241 #if (defined(CONFIG_BF537) || defined(CONFIG_BF536))
242 if (bfin_read_EMAC_SYSTAT() & EMAC_ERR_MASK
)
246 if (bfin_read_SPORT0_STAT() & SPORT_ERR_MASK
)
247 irq
= IRQ_SPORT0_ERROR
;
248 else if (bfin_read_SPORT1_STAT() & SPORT_ERR_MASK
)
249 irq
= IRQ_SPORT1_ERROR
;
250 else if (bfin_read_PPI_STATUS() & PPI_ERR_MASK
)
252 else if (bfin_read_CAN_GIF() & CAN_ERR_MASK
)
254 else if (bfin_read_SPI_STAT() & SPI_ERR_MASK
)
256 else if ((bfin_read_UART0_IIR() & UART_ERR_MASK_STAT1
) &&
257 (bfin_read_UART0_IIR() & UART_ERR_MASK_STAT0
))
258 irq
= IRQ_UART0_ERROR
;
259 else if ((bfin_read_UART1_IIR() & UART_ERR_MASK_STAT1
) &&
260 (bfin_read_UART1_IIR() & UART_ERR_MASK_STAT0
))
261 irq
= IRQ_UART1_ERROR
;
264 if (error_int_mask
& (1L << (irq
- IRQ_PPI_ERROR
))) {
265 struct irq_desc
*desc
= irq_desc
+ irq
;
266 desc
->handle_irq(irq
, desc
);
271 bfin_write_PPI_STATUS(PPI_ERR_MASK
);
273 #if (defined(CONFIG_BF537) || defined(CONFIG_BF536))
275 bfin_write_EMAC_SYSTAT(EMAC_ERR_MASK
);
278 case IRQ_SPORT0_ERROR
:
279 bfin_write_SPORT0_STAT(SPORT_ERR_MASK
);
282 case IRQ_SPORT1_ERROR
:
283 bfin_write_SPORT1_STAT(SPORT_ERR_MASK
);
287 bfin_write_CAN_GIS(CAN_ERR_MASK
);
291 bfin_write_SPI_STAT(SPI_ERR_MASK
);
299 " MASKED PERIPHERAL ERROR INTERRUPT ASSERTED\n",
304 "%s : %s : LINE %d :\nIRQ ?: PERIPHERAL ERROR"
305 " INTERRUPT ASSERTED BUT NO SOURCE FOUND\n",
306 __FUNCTION__
, __FILE__
, __LINE__
);
309 #endif /* BF537_GENERIC_ERROR_INT_DEMUX */
311 #if !defined(CONFIG_BF54x)
313 static unsigned short gpio_enabled
[gpio_bank(MAX_BLACKFIN_GPIOS
)];
314 static unsigned short gpio_edge_triggered
[gpio_bank(MAX_BLACKFIN_GPIOS
)];
317 static void bfin_gpio_ack_irq(unsigned int irq
)
319 u16 gpionr
= irq
- IRQ_PF0
;
321 if (gpio_edge_triggered
[gpio_bank(gpionr
)] & gpio_bit(gpionr
)) {
322 set_gpio_data(gpionr
, 0);
327 static void bfin_gpio_mask_ack_irq(unsigned int irq
)
329 u16 gpionr
= irq
- IRQ_PF0
;
331 if (gpio_edge_triggered
[gpio_bank(gpionr
)] & gpio_bit(gpionr
)) {
332 set_gpio_data(gpionr
, 0);
336 set_gpio_maska(gpionr
, 0);
340 static void bfin_gpio_mask_irq(unsigned int irq
)
342 set_gpio_maska(irq
- IRQ_PF0
, 0);
346 static void bfin_gpio_unmask_irq(unsigned int irq
)
348 set_gpio_maska(irq
- IRQ_PF0
, 1);
352 static unsigned int bfin_gpio_irq_startup(unsigned int irq
)
355 u16 gpionr
= irq
- IRQ_PF0
;
358 if (!(gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))) {
359 snprintf(buf
, sizeof buf
, "IRQ %d", irq
);
360 ret
= gpio_request(gpionr
, buf
);
365 gpio_enabled
[gpio_bank(gpionr
)] |= gpio_bit(gpionr
);
366 bfin_gpio_unmask_irq(irq
);
371 static void bfin_gpio_irq_shutdown(unsigned int irq
)
373 bfin_gpio_mask_irq(irq
);
374 gpio_free(irq
- IRQ_PF0
);
375 gpio_enabled
[gpio_bank(irq
- IRQ_PF0
)] &= ~gpio_bit(irq
- IRQ_PF0
);
378 static int bfin_gpio_irq_type(unsigned int irq
, unsigned int type
)
383 u16 gpionr
= irq
- IRQ_PF0
;
385 if (type
== IRQ_TYPE_PROBE
) {
386 /* only probe unenabled GPIO interrupt lines */
387 if (gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))
389 type
= IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
;
392 if (type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
|
393 IRQ_TYPE_LEVEL_HIGH
| IRQ_TYPE_LEVEL_LOW
)) {
394 if (!(gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))) {
395 snprintf(buf
, sizeof buf
, "IRQ %d", irq
);
396 ret
= gpio_request(gpionr
, buf
);
401 gpio_enabled
[gpio_bank(gpionr
)] |= gpio_bit(gpionr
);
403 gpio_enabled
[gpio_bank(gpionr
)] &= ~gpio_bit(gpionr
);
407 set_gpio_dir(gpionr
, 0);
408 set_gpio_inen(gpionr
, 1);
410 if (type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
)) {
411 gpio_edge_triggered
[gpio_bank(gpionr
)] |= gpio_bit(gpionr
);
412 set_gpio_edge(gpionr
, 1);
414 set_gpio_edge(gpionr
, 0);
415 gpio_edge_triggered
[gpio_bank(gpionr
)] &= ~gpio_bit(gpionr
);
418 if ((type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
))
419 == (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
))
420 set_gpio_both(gpionr
, 1);
422 set_gpio_both(gpionr
, 0);
424 if ((type
& (IRQ_TYPE_EDGE_FALLING
| IRQ_TYPE_LEVEL_LOW
)))
425 set_gpio_polar(gpionr
, 1); /* low or falling edge denoted by one */
427 set_gpio_polar(gpionr
, 0); /* high or rising edge denoted by zero */
431 if (type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
))
432 set_irq_handler(irq
, handle_edge_irq
);
434 set_irq_handler(irq
, handle_level_irq
);
439 static struct irq_chip bfin_gpio_irqchip
= {
440 .ack
= bfin_gpio_ack_irq
,
441 .mask
= bfin_gpio_mask_irq
,
442 .mask_ack
= bfin_gpio_mask_ack_irq
,
443 .unmask
= bfin_gpio_unmask_irq
,
444 .set_type
= bfin_gpio_irq_type
,
445 .startup
= bfin_gpio_irq_startup
,
446 .shutdown
= bfin_gpio_irq_shutdown
449 static void bfin_demux_gpio_irq(unsigned int intb_irq
,
450 struct irq_desc
*intb_desc
)
453 struct irq_desc
*desc
;
455 for (i
= 0; i
< MAX_BLACKFIN_GPIOS
; i
+= 16) {
456 int irq
= IRQ_PF0
+ i
;
457 int flag_d
= get_gpiop_data(i
);
459 flag_d
& (gpio_enabled
[gpio_bank(i
)] & get_gpiop_maska(i
));
463 desc
= irq_desc
+ irq
;
464 desc
->handle_irq(irq
, desc
);
472 #else /* CONFIG_BF54x */
474 #define NR_PINT_SYS_IRQS 4
475 #define NR_PINT_BITS 32
477 #define IRQ_NOT_AVAIL 0xFF
479 #define PINT_2_BANK(x) ((x) >> 5)
480 #define PINT_2_BIT(x) ((x) & 0x1F)
481 #define PINT_BIT(x) (1 << (PINT_2_BIT(x)))
483 static unsigned char irq2pint_lut
[NR_PINTS
];
484 static unsigned char pint2irq_lut
[NR_PINT_SYS_IRQS
* NR_PINT_BITS
];
486 static unsigned int gpio_both_edge_triggered
[NR_PINT_SYS_IRQS
];
487 static unsigned short gpio_enabled
[gpio_bank(MAX_BLACKFIN_GPIOS
)];
491 unsigned int mask_set
;
492 unsigned int mask_clear
;
493 unsigned int request
;
495 unsigned int edge_set
;
496 unsigned int edge_clear
;
497 unsigned int invert_set
;
498 unsigned int invert_clear
;
499 unsigned int pinstate
;
503 static struct pin_int_t
*pint
[NR_PINT_SYS_IRQS
] = {
504 (struct pin_int_t
*)PINT0_MASK_SET
,
505 (struct pin_int_t
*)PINT1_MASK_SET
,
506 (struct pin_int_t
*)PINT2_MASK_SET
,
507 (struct pin_int_t
*)PINT3_MASK_SET
,
510 unsigned short get_irq_base(u8 bank
, u8 bmap
)
515 if (bank
< 2) { /*PA-PB */
516 irq_base
= IRQ_PA0
+ bmap
* 16;
518 irq_base
= IRQ_PC0
+ bmap
* 16;
525 /* Whenever PINTx_ASSIGN is altered init_pint_lut() must be executed! */
526 void init_pint_lut(void)
528 u16 bank
, bit
, irq_base
, bit_pos
;
532 memset(irq2pint_lut
, IRQ_NOT_AVAIL
, sizeof(irq2pint_lut
));
534 for (bank
= 0; bank
< NR_PINT_SYS_IRQS
; bank
++) {
536 pint_assign
= pint
[bank
]->assign
;
538 for (bit
= 0; bit
< NR_PINT_BITS
; bit
++) {
540 bmap
= (pint_assign
>> ((bit
/ 8) * 8)) & 0xFF;
542 irq_base
= get_irq_base(bank
, bmap
);
544 irq_base
+= (bit
% 8) + ((bit
/ 8) & 1 ? 8 : 0);
545 bit_pos
= bit
+ bank
* NR_PINT_BITS
;
547 pint2irq_lut
[bit_pos
] = irq_base
- SYS_IRQS
;
548 irq2pint_lut
[irq_base
- SYS_IRQS
] = bit_pos
;
556 static void bfin_gpio_ack_irq(unsigned int irq
)
558 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
559 u32 pintbit
= PINT_BIT(pint_val
);
560 u8 bank
= PINT_2_BANK(pint_val
);
562 if (unlikely(gpio_both_edge_triggered
[bank
] & pintbit
)) {
563 if (pint
[bank
]->invert_set
& pintbit
)
564 pint
[bank
]->invert_clear
= pintbit
;
566 pint
[bank
]->invert_set
= pintbit
;
568 pint
[bank
]->request
= pintbit
;
573 static void bfin_gpio_mask_ack_irq(unsigned int irq
)
575 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
576 u32 pintbit
= PINT_BIT(pint_val
);
577 u8 bank
= PINT_2_BANK(pint_val
);
579 if (unlikely(gpio_both_edge_triggered
[bank
] & pintbit
)) {
580 if (pint
[bank
]->invert_set
& pintbit
)
581 pint
[bank
]->invert_clear
= pintbit
;
583 pint
[bank
]->invert_set
= pintbit
;
586 pint
[bank
]->request
= pintbit
;
587 pint
[bank
]->mask_clear
= pintbit
;
591 static void bfin_gpio_mask_irq(unsigned int irq
)
593 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
595 pint
[PINT_2_BANK(pint_val
)]->mask_clear
= PINT_BIT(pint_val
);
599 static void bfin_gpio_unmask_irq(unsigned int irq
)
601 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
602 u32 pintbit
= PINT_BIT(pint_val
);
603 u8 bank
= PINT_2_BANK(pint_val
);
605 pint
[bank
]->request
= pintbit
;
606 pint
[bank
]->mask_set
= pintbit
;
610 static unsigned int bfin_gpio_irq_startup(unsigned int irq
)
614 u16 gpionr
= irq_to_gpio(irq
);
615 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
617 if (pint_val
== IRQ_NOT_AVAIL
) {
619 "GPIO IRQ %d :Not in PINT Assign table "
620 "Reconfigure Interrupt to Port Assignemt\n", irq
);
624 if (!(gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))) {
625 snprintf(buf
, sizeof buf
, "IRQ %d", irq
);
626 ret
= gpio_request(gpionr
, buf
);
631 gpio_enabled
[gpio_bank(gpionr
)] |= gpio_bit(gpionr
);
632 bfin_gpio_unmask_irq(irq
);
637 static void bfin_gpio_irq_shutdown(unsigned int irq
)
639 u16 gpionr
= irq_to_gpio(irq
);
641 bfin_gpio_mask_irq(irq
);
643 gpio_enabled
[gpio_bank(gpionr
)] &= ~gpio_bit(gpionr
);
646 static int bfin_gpio_irq_type(unsigned int irq
, unsigned int type
)
651 u16 gpionr
= irq_to_gpio(irq
);
652 u8 pint_val
= irq2pint_lut
[irq
- SYS_IRQS
];
653 u32 pintbit
= PINT_BIT(pint_val
);
654 u8 bank
= PINT_2_BANK(pint_val
);
656 if (pint_val
== IRQ_NOT_AVAIL
)
659 if (type
== IRQ_TYPE_PROBE
) {
660 /* only probe unenabled GPIO interrupt lines */
661 if (gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))
663 type
= IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
;
666 if (type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
|
667 IRQ_TYPE_LEVEL_HIGH
| IRQ_TYPE_LEVEL_LOW
)) {
668 if (!(gpio_enabled
[gpio_bank(gpionr
)] & gpio_bit(gpionr
))) {
669 snprintf(buf
, sizeof buf
, "IRQ %d", irq
);
670 ret
= gpio_request(gpionr
, buf
);
675 gpio_enabled
[gpio_bank(gpionr
)] |= gpio_bit(gpionr
);
677 gpio_enabled
[gpio_bank(gpionr
)] &= ~gpio_bit(gpionr
);
681 gpio_direction_input(gpionr
);
683 if ((type
& (IRQ_TYPE_EDGE_FALLING
| IRQ_TYPE_LEVEL_LOW
)))
684 pint
[bank
]->invert_set
= pintbit
; /* low or falling edge denoted by one */
686 pint
[bank
]->invert_clear
= pintbit
; /* high or rising edge denoted by zero */
688 if ((type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
))
689 == (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
)) {
691 gpio_both_edge_triggered
[bank
] |= pintbit
;
693 if (gpio_get_value(gpionr
))
694 pint
[bank
]->invert_set
= pintbit
;
696 pint
[bank
]->invert_clear
= pintbit
;
698 gpio_both_edge_triggered
[bank
] &= ~pintbit
;
701 if (type
& (IRQ_TYPE_EDGE_RISING
| IRQ_TYPE_EDGE_FALLING
)) {
702 pint
[bank
]->edge_set
= pintbit
;
703 set_irq_handler(irq
, handle_edge_irq
);
705 pint
[bank
]->edge_clear
= pintbit
;
706 set_irq_handler(irq
, handle_level_irq
);
714 static struct irq_chip bfin_gpio_irqchip
= {
715 .ack
= bfin_gpio_ack_irq
,
716 .mask
= bfin_gpio_mask_irq
,
717 .mask_ack
= bfin_gpio_mask_ack_irq
,
718 .unmask
= bfin_gpio_unmask_irq
,
719 .set_type
= bfin_gpio_irq_type
,
720 .startup
= bfin_gpio_irq_startup
,
721 .shutdown
= bfin_gpio_irq_shutdown
724 static void bfin_demux_gpio_irq(unsigned int intb_irq
,
725 struct irq_desc
*intb_desc
)
729 struct irq_desc
*desc
;
748 pint_val
= bank
* NR_PINT_BITS
;
750 request
= pint
[bank
]->request
;
754 irq
= pint2irq_lut
[pint_val
] + SYS_IRQS
;
755 desc
= irq_desc
+ irq
;
756 desc
->handle_irq(irq
, desc
);
765 void __init
init_exception_vectors(void)
769 /* cannot program in software:
770 * evt0 - emulation (jtag)
773 bfin_write_EVT2(evt_nmi
);
774 bfin_write_EVT3(trap
);
775 bfin_write_EVT5(evt_ivhw
);
776 bfin_write_EVT6(evt_timer
);
777 bfin_write_EVT7(evt_evt7
);
778 bfin_write_EVT8(evt_evt8
);
779 bfin_write_EVT9(evt_evt9
);
780 bfin_write_EVT10(evt_evt10
);
781 bfin_write_EVT11(evt_evt11
);
782 bfin_write_EVT12(evt_evt12
);
783 bfin_write_EVT13(evt_evt13
);
784 bfin_write_EVT14(evt14_softirq
);
785 bfin_write_EVT15(evt_system_call
);
790 * This function should be called during kernel startup to initialize
791 * the BFin IRQ handling routines.
793 int __init
init_arch_irq(void)
796 unsigned long ilat
= 0;
797 /* Disable all the peripheral intrs - page 4-29 HW Ref manual */
798 #if defined(CONFIG_BF54x) || defined(CONFIG_BF52x)
799 bfin_write_SIC_IMASK0(SIC_UNMASK_ALL
);
800 bfin_write_SIC_IMASK1(SIC_UNMASK_ALL
);
801 bfin_write_SIC_IWR0(IWR_ENABLE_ALL
);
802 bfin_write_SIC_IWR1(IWR_ENABLE_ALL
);
804 bfin_write_SIC_IMASK2(SIC_UNMASK_ALL
);
805 bfin_write_SIC_IWR2(IWR_ENABLE_ALL
);
808 bfin_write_SIC_IMASK(SIC_UNMASK_ALL
);
809 bfin_write_SIC_IWR(IWR_ENABLE_ALL
);
816 # ifdef CONFIG_PINTx_REASSIGN
817 pint
[0]->assign
= CONFIG_PINT0_ASSIGN
;
818 pint
[1]->assign
= CONFIG_PINT1_ASSIGN
;
819 pint
[2]->assign
= CONFIG_PINT2_ASSIGN
;
820 pint
[3]->assign
= CONFIG_PINT3_ASSIGN
;
822 /* Whenever PINTx_ASSIGN is altered init_pint_lut() must be executed! */
826 for (irq
= 0; irq
<= SYS_IRQS
; irq
++) {
827 if (irq
<= IRQ_CORETMR
)
828 set_irq_chip(irq
, &bfin_core_irqchip
);
830 set_irq_chip(irq
, &bfin_internal_irqchip
);
831 #ifdef BF537_GENERIC_ERROR_INT_DEMUX
832 if (irq
!= IRQ_GENERIC_ERROR
) {
836 #if defined(CONFIG_BF53x)
838 set_irq_chained_handler(irq
,
839 bfin_demux_gpio_irq
);
841 # if defined(BF537_FAMILY) && !(defined(CONFIG_BFIN_MAC) || defined(CONFIG_BFIN_MAC_MODULE))
843 set_irq_chained_handler(irq
,
844 bfin_demux_gpio_irq
);
847 #elif defined(CONFIG_BF54x)
849 set_irq_chained_handler(irq
,
850 bfin_demux_gpio_irq
);
853 set_irq_chained_handler(irq
,
854 bfin_demux_gpio_irq
);
857 set_irq_chained_handler(irq
,
858 bfin_demux_gpio_irq
);
861 set_irq_chained_handler(irq
,
862 bfin_demux_gpio_irq
);
864 #elif defined(CONFIG_BF52x)
866 set_irq_chained_handler(irq
,
867 bfin_demux_gpio_irq
);
870 set_irq_chained_handler(irq
,
871 bfin_demux_gpio_irq
);
874 set_irq_chained_handler(irq
,
875 bfin_demux_gpio_irq
);
879 set_irq_handler(irq
, handle_simple_irq
);
883 #ifdef BF537_GENERIC_ERROR_INT_DEMUX
885 set_irq_handler(irq
, bfin_demux_error_irq
);
889 #ifdef BF537_GENERIC_ERROR_INT_DEMUX
890 for (irq
= IRQ_PPI_ERROR
; irq
<= IRQ_UART1_ERROR
; irq
++) {
891 set_irq_chip(irq
, &bfin_generic_error_irqchip
);
892 set_irq_handler(irq
, handle_level_irq
);
897 for (irq
= IRQ_PF0
; irq
< NR_IRQS
; irq
++) {
899 for (irq
= IRQ_PA0
; irq
< NR_IRQS
; irq
++) {
901 set_irq_chip(irq
, &bfin_gpio_irqchip
);
902 /* if configured as edge, then will be changed to do_edge_IRQ */
903 set_irq_handler(irq
, handle_level_irq
);
908 ilat
= bfin_read_ILAT();
910 bfin_write_ILAT(ilat
);
913 printk(KERN_INFO
"Configuring Blackfin Priority Driven Interrupts\n");
914 /* IMASK=xxx is equivalent to STI xx or irq_flags=xx,
918 /* Therefore it's better to setup IARs before interrupts enabled */
921 /* Enable interrupts IVG7-15 */
922 irq_flags
= irq_flags
| IMASK_IVG15
|
923 IMASK_IVG14
| IMASK_IVG13
| IMASK_IVG12
| IMASK_IVG11
|
924 IMASK_IVG10
| IMASK_IVG9
| IMASK_IVG8
| IMASK_IVG7
| IMASK_IVGHW
;
929 #ifdef CONFIG_DO_IRQ_L1
930 __attribute__((l1_text
))
932 void do_irq(int vec
, struct pt_regs
*fp
)
934 if (vec
== EVT_IVTMR_P
) {
937 struct ivgx
*ivg
= ivg7_13
[vec
- IVG7
].ifirst
;
938 struct ivgx
*ivg_stop
= ivg7_13
[vec
- IVG7
].istop
;
939 #if defined(CONFIG_BF54x) || defined(CONFIG_BF52x)
940 unsigned long sic_status
[3];
943 sic_status
[0] = bfin_read_SIC_ISR0() & bfin_read_SIC_IMASK0();
944 sic_status
[1] = bfin_read_SIC_ISR1() & bfin_read_SIC_IMASK1();
946 sic_status
[2] = bfin_read_SIC_ISR2() & bfin_read_SIC_IMASK2();
949 if (ivg
>= ivg_stop
) {
950 atomic_inc(&num_spurious
);
953 if (sic_status
[(ivg
->irqno
- IVG7
) / 32] & ivg
->isrflag
)
957 unsigned long sic_status
;
959 sic_status
= bfin_read_SIC_IMASK() & bfin_read_SIC_ISR();
962 if (ivg
>= ivg_stop
) {
963 atomic_inc(&num_spurious
);
965 } else if (sic_status
& ivg
->isrflag
)
974 kgdb_process_breakpoint();