?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
vmscan: tracing: add trace events for LRU page isolation
[linux-2.6/next.git] / arch / arm / mach-omap2 / pm34xx.c
blobfb4994ad622ec469aaec34665a98af6250d29dc8
1 /*
2 * OMAP3 Power Management Routines
3 *
4 * Copyright (C) 2006-2008 Nokia Corporation
5 * Tony Lindgren <tony@atomide.com>
6 * Jouni Hogander
7 *
8 * Copyright (C) 2007 Texas Instruments, Inc.
9 * Rajendra Nayak <rnayak@ti.com>
10 *
11 * Copyright (C) 2005 Texas Instruments, Inc.
12 * Richard Woodruff <r-woodruff2@ti.com>
13 *
14 * Based on pm.c for omap1
15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License version 2 as
18 * published by the Free Software Foundation.
19 */
20
21 #include <linux/pm.h>
22 #include <linux/suspend.h>
23 #include <linux/interrupt.h>
24 #include <linux/module.h>
25 #include <linux/list.h>
26 #include <linux/err.h>
27 #include <linux/gpio.h>
28 #include <linux/clk.h>
29 #include <linux/delay.h>
30 #include <linux/slab.h>
31
32 #include <plat/sram.h>
33 #include <plat/clockdomain.h>
34 #include <plat/powerdomain.h>
35 #include <plat/control.h>
36 #include <plat/serial.h>
37 #include <plat/sdrc.h>
38 #include <plat/prcm.h>
39 #include <plat/gpmc.h>
40 #include <plat/dma.h>
41 #include <plat/dmtimer.h>
42
43 #include <asm/tlbflush.h>
44
45 #include "cm.h"
46 #include "cm-regbits-34xx.h"
47 #include "prm-regbits-34xx.h"
48
49 #include "prm.h"
50 #include "pm.h"
51 #include "sdrc.h"
52
53 /* Scratchpad offsets */
54 #define OMAP343X_TABLE_ADDRESS_OFFSET 0x31
55 #define OMAP343X_TABLE_VALUE_OFFSET 0x30
56 #define OMAP343X_CONTROL_REG_VALUE_OFFSET 0x32
57
58 u32 enable_off_mode;
59 u32 sleep_while_idle;
60 u32 wakeup_timer_seconds;
61 u32 wakeup_timer_milliseconds;
62
63 struct power_state {
64 struct powerdomain *pwrdm;
65 u32 next_state;
66 #ifdef CONFIG_SUSPEND
67 u32 saved_state;
68 #endif
69 struct list_head node;
70 };
71
72 static LIST_HEAD(pwrst_list);
73
74 static void (*_omap_sram_idle)(u32 *addr, int save_state);
75
76 static int (*_omap_save_secure_sram)(u32 *addr);
77
78 static struct powerdomain *mpu_pwrdm, *neon_pwrdm;
79 static struct powerdomain *core_pwrdm, *per_pwrdm;
80 static struct powerdomain *cam_pwrdm;
81
82 static inline void omap3_per_save_context(void)
83 {
84 omap_gpio_save_context();
85 }
86
87 static inline void omap3_per_restore_context(void)
88 {
89 omap_gpio_restore_context();
90 }
91
92 static void omap3_enable_io_chain(void)
93 {
94 int timeout = 0;
95
96 if (omap_rev() >= OMAP3430_REV_ES3_1) {
97 prm_set_mod_reg_bits(OMAP3430_EN_IO_CHAIN_MASK, WKUP_MOD,
98 PM_WKEN);
99 /* Do a readback to assure write has been done */
100 prm_read_mod_reg(WKUP_MOD, PM_WKEN);
101
102 while (!(prm_read_mod_reg(WKUP_MOD, PM_WKEN) &
103 OMAP3430_ST_IO_CHAIN_MASK)) {
104 timeout++;
105 if (timeout > 1000) {
106 printk(KERN_ERR "Wake up daisy chain "
107 "activation failed.\n");
108 return;
109 }
110 prm_set_mod_reg_bits(OMAP3430_ST_IO_CHAIN_MASK,
111 WKUP_MOD, PM_WKEN);
112 }
113 }
114 }
115
116 static void omap3_disable_io_chain(void)
117 {
118 if (omap_rev() >= OMAP3430_REV_ES3_1)
119 prm_clear_mod_reg_bits(OMAP3430_EN_IO_CHAIN_MASK, WKUP_MOD,
120 PM_WKEN);
121 }
122
123 static void omap3_core_save_context(void)
124 {
125 u32 control_padconf_off;
126
127 /* Save the padconf registers */
128 control_padconf_off = omap_ctrl_readl(OMAP343X_CONTROL_PADCONF_OFF);
129 control_padconf_off |= START_PADCONF_SAVE;
130 omap_ctrl_writel(control_padconf_off, OMAP343X_CONTROL_PADCONF_OFF);
131 /* wait for the save to complete */
132 while (!(omap_ctrl_readl(OMAP343X_CONTROL_GENERAL_PURPOSE_STATUS)
133 & PADCONF_SAVE_DONE))
134 udelay(1);
135
136 /*
137 * Force write last pad into memory, as this can fail in some
138 * cases according to erratas 1.157, 1.185
139 */
140 omap_ctrl_writel(omap_ctrl_readl(OMAP343X_PADCONF_ETK_D14),
141 OMAP343X_CONTROL_MEM_WKUP + 0x2a0);
142
143 /* Save the Interrupt controller context */
144 omap_intc_save_context();
145 /* Save the GPMC context */
146 omap3_gpmc_save_context();
147 /* Save the system control module context, padconf already save above*/
148 omap3_control_save_context();
149 omap_dma_global_context_save();
150 }
151
152 static void omap3_core_restore_context(void)
153 {
154 /* Restore the control module context, padconf restored by h/w */
155 omap3_control_restore_context();
156 /* Restore the GPMC context */
157 omap3_gpmc_restore_context();
158 /* Restore the interrupt controller context */
159 omap_intc_restore_context();
160 omap_dma_global_context_restore();
161 }
162
163 /*
164 * FIXME: This function should be called before entering off-mode after
165 * OMAP3 secure services have been accessed. Currently it is only called
166 * once during boot sequence, but this works as we are not using secure
167 * services.
168 */
169 static void omap3_save_secure_ram_context(u32 target_mpu_state)
170 {
171 u32 ret;
172
173 if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
174 /*
175 * MPU next state must be set to POWER_ON temporarily,
176 * otherwise the WFI executed inside the ROM code
177 * will hang the system.
178 */
179 pwrdm_set_next_pwrst(mpu_pwrdm, PWRDM_POWER_ON);
180 ret = _omap_save_secure_sram((u32 *)
181 __pa(omap3_secure_ram_storage));
182 pwrdm_set_next_pwrst(mpu_pwrdm, target_mpu_state);
183 /* Following is for error tracking, it should not happen */
184 if (ret) {
185 printk(KERN_ERR "save_secure_sram() returns %08x\n",
186 ret);
187 while (1)
188 ;
189 }
190 }
191 }
192
193 /*
194 * PRCM Interrupt Handler Helper Function
195 *
196 * The purpose of this function is to clear any wake-up events latched
197 * in the PRCM PM_WKST_x registers. It is possible that a wake-up event
198 * may occur whilst attempting to clear a PM_WKST_x register and thus
199 * set another bit in this register. A while loop is used to ensure
200 * that any peripheral wake-up events occurring while attempting to
201 * clear the PM_WKST_x are detected and cleared.
202 */
203 static int prcm_clear_mod_irqs(s16 module, u8 regs)
204 {
205 u32 wkst, fclk, iclk, clken;
206 u16 wkst_off = (regs == 3) ? OMAP3430ES2_PM_WKST3 : PM_WKST1;
207 u16 fclk_off = (regs == 3) ? OMAP3430ES2_CM_FCLKEN3 : CM_FCLKEN1;
208 u16 iclk_off = (regs == 3) ? CM_ICLKEN3 : CM_ICLKEN1;
209 u16 grpsel_off = (regs == 3) ?
210 OMAP3430ES2_PM_MPUGRPSEL3 : OMAP3430_PM_MPUGRPSEL;
211 int c = 0;
212
213 wkst = prm_read_mod_reg(module, wkst_off);
214 wkst &= prm_read_mod_reg(module, grpsel_off);
215 if (wkst) {
216 iclk = cm_read_mod_reg(module, iclk_off);
217 fclk = cm_read_mod_reg(module, fclk_off);
218 while (wkst) {
219 clken = wkst;
220 cm_set_mod_reg_bits(clken, module, iclk_off);
221 /*
222 * For USBHOST, we don't know whether HOST1 or
223 * HOST2 woke us up, so enable both f-clocks
224 */
225 if (module == OMAP3430ES2_USBHOST_MOD)
226 clken |= 1 << OMAP3430ES2_EN_USBHOST2_SHIFT;
227 cm_set_mod_reg_bits(clken, module, fclk_off);
228 prm_write_mod_reg(wkst, module, wkst_off);
229 wkst = prm_read_mod_reg(module, wkst_off);
230 c++;
231 }
232 cm_write_mod_reg(iclk, module, iclk_off);
233 cm_write_mod_reg(fclk, module, fclk_off);
234 }
235
236 return c;
237 }
238
239 static int _prcm_int_handle_wakeup(void)
240 {
241 int c;
242
243 c = prcm_clear_mod_irqs(WKUP_MOD, 1);
244 c += prcm_clear_mod_irqs(CORE_MOD, 1);
245 c += prcm_clear_mod_irqs(OMAP3430_PER_MOD, 1);
246 if (omap_rev() > OMAP3430_REV_ES1_0) {
247 c += prcm_clear_mod_irqs(CORE_MOD, 3);
248 c += prcm_clear_mod_irqs(OMAP3430ES2_USBHOST_MOD, 1);
249 }
250
251 return c;
252 }
253
254 /*
255 * PRCM Interrupt Handler
256 *
257 * The PRM_IRQSTATUS_MPU register indicates if there are any pending
258 * interrupts from the PRCM for the MPU. These bits must be cleared in
259 * order to clear the PRCM interrupt. The PRCM interrupt handler is
260 * implemented to simply clear the PRM_IRQSTATUS_MPU in order to clear
261 * the PRCM interrupt. Please note that bit 0 of the PRM_IRQSTATUS_MPU
262 * register indicates that a wake-up event is pending for the MPU and
263 * this bit can only be cleared if the all the wake-up events latched
264 * in the various PM_WKST_x registers have been cleared. The interrupt
265 * handler is implemented using a do-while loop so that if a wake-up
266 * event occurred during the processing of the prcm interrupt handler
267 * (setting a bit in the corresponding PM_WKST_x register and thus
268 * preventing us from clearing bit 0 of the PRM_IRQSTATUS_MPU register)
269 * this would be handled.
270 */
271 static irqreturn_t prcm_interrupt_handler (int irq, void *dev_id)
272 {
273 u32 irqenable_mpu, irqstatus_mpu;
274 int c = 0;
275
276 irqenable_mpu = prm_read_mod_reg(OCP_MOD,
277 OMAP3_PRM_IRQENABLE_MPU_OFFSET);
278 irqstatus_mpu = prm_read_mod_reg(OCP_MOD,
279 OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
280 irqstatus_mpu &= irqenable_mpu;
281
282 do {
283 if (irqstatus_mpu & (OMAP3430_WKUP_ST_MASK |
284 OMAP3430_IO_ST_MASK)) {
285 c = _prcm_int_handle_wakeup();
286
287 /*
288 * Is the MPU PRCM interrupt handler racing with the
289 * IVA2 PRCM interrupt handler ?
290 */
291 WARN(c == 0, "prcm: WARNING: PRCM indicated MPU wakeup "
292 "but no wakeup sources are marked\n");
293 } else {
294 /* XXX we need to expand our PRCM interrupt handler */
295 WARN(1, "prcm: WARNING: PRCM interrupt received, but "
296 "no code to handle it (%08x)\n", irqstatus_mpu);
297 }
298
299 prm_write_mod_reg(irqstatus_mpu, OCP_MOD,
300 OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
301
302 irqstatus_mpu = prm_read_mod_reg(OCP_MOD,
303 OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
304 irqstatus_mpu &= irqenable_mpu;
305
306 } while (irqstatus_mpu);
307
308 return IRQ_HANDLED;
309 }
310
311 static void restore_control_register(u32 val)
312 {
313 __asm__ __volatile__ ("mcr p15, 0, %0, c1, c0, 0" : : "r" (val));
314 }
315
316 /* Function to restore the table entry that was modified for enabling MMU */
317 static void restore_table_entry(void)
318 {
319 u32 *scratchpad_address;
320 u32 previous_value, control_reg_value;
321 u32 *address;
322
323 scratchpad_address = OMAP2_L4_IO_ADDRESS(OMAP343X_SCRATCHPAD);
324
325 /* Get address of entry that was modified */
326 address = (u32 *)__raw_readl(scratchpad_address +
327 OMAP343X_TABLE_ADDRESS_OFFSET);
328 /* Get the previous value which needs to be restored */
329 previous_value = __raw_readl(scratchpad_address +
330 OMAP343X_TABLE_VALUE_OFFSET);
331 address = __va(address);
332 *address = previous_value;
333 flush_tlb_all();
334 control_reg_value = __raw_readl(scratchpad_address
335 + OMAP343X_CONTROL_REG_VALUE_OFFSET);
336 /* This will enable caches and prediction */
337 restore_control_register(control_reg_value);
338 }
339
340 void omap_sram_idle(void)
341 {
342 /* Variable to tell what needs to be saved and restored
343 * in omap_sram_idle*/
344 /* save_state = 0 => Nothing to save and restored */
345 /* save_state = 1 => Only L1 and logic lost */
346 /* save_state = 2 => Only L2 lost */
347 /* save_state = 3 => L1, L2 and logic lost */
348 int save_state = 0;
349 int mpu_next_state = PWRDM_POWER_ON;
350 int per_next_state = PWRDM_POWER_ON;
351 int core_next_state = PWRDM_POWER_ON;
352 int core_prev_state, per_prev_state;
353 u32 sdrc_pwr = 0;
354 int per_state_modified = 0;
355
356 if (!_omap_sram_idle)
357 return;
358
359 pwrdm_clear_all_prev_pwrst(mpu_pwrdm);
360 pwrdm_clear_all_prev_pwrst(neon_pwrdm);
361 pwrdm_clear_all_prev_pwrst(core_pwrdm);
362 pwrdm_clear_all_prev_pwrst(per_pwrdm);
363
364 mpu_next_state = pwrdm_read_next_pwrst(mpu_pwrdm);
365 switch (mpu_next_state) {
366 case PWRDM_POWER_ON:
367 case PWRDM_POWER_RET:
368 /* No need to save context */
369 save_state = 0;
370 break;
371 case PWRDM_POWER_OFF:
372 save_state = 3;
373 break;
374 default:
375 /* Invalid state */
376 printk(KERN_ERR "Invalid mpu state in sram_idle\n");
377 return;
378 }
379 pwrdm_pre_transition();
380
381 /* NEON control */
382 if (pwrdm_read_pwrst(neon_pwrdm) == PWRDM_POWER_ON)
383 pwrdm_set_next_pwrst(neon_pwrdm, mpu_next_state);
384
385 /* Enable IO-PAD and IO-CHAIN wakeups */
386 per_next_state = pwrdm_read_next_pwrst(per_pwrdm);
387 core_next_state = pwrdm_read_next_pwrst(core_pwrdm);
388 if (omap3_has_io_wakeup() && \
389 (per_next_state < PWRDM_POWER_ON ||
390 core_next_state < PWRDM_POWER_ON)) {
391 prm_set_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD, PM_WKEN);
392 omap3_enable_io_chain();
393 }
394
395 /* PER */
396 if (per_next_state < PWRDM_POWER_ON) {
397 omap_uart_prepare_idle(2);
398 omap2_gpio_prepare_for_idle(per_next_state);
399 if (per_next_state == PWRDM_POWER_OFF) {
400 if (core_next_state == PWRDM_POWER_ON) {
401 per_next_state = PWRDM_POWER_RET;
402 pwrdm_set_next_pwrst(per_pwrdm, per_next_state);
403 per_state_modified = 1;
404 } else
405 omap3_per_save_context();
406 }
407 }
408
409 if (pwrdm_read_pwrst(cam_pwrdm) == PWRDM_POWER_ON)
410 omap2_clkdm_deny_idle(mpu_pwrdm->pwrdm_clkdms[0]);
411
412 /* CORE */
413 if (core_next_state < PWRDM_POWER_ON) {
414 omap_uart_prepare_idle(0);
415 omap_uart_prepare_idle(1);
416 if (core_next_state == PWRDM_POWER_OFF) {
417 omap3_core_save_context();
418 omap3_prcm_save_context();
419 }
420 }
421
422 omap3_intc_prepare_idle();
423
424 /*
425 * On EMU/HS devices ROM code restores a SRDC value
426 * from scratchpad which has automatic self refresh on timeout
427 * of AUTO_CNT = 1 enabled. This takes care of errata 1.142.
428 * Hence store/restore the SDRC_POWER register here.
429 */
430 if (omap_rev() >= OMAP3430_REV_ES3_0 &&
431 omap_type() != OMAP2_DEVICE_TYPE_GP &&
432 core_next_state == PWRDM_POWER_OFF)
433 sdrc_pwr = sdrc_read_reg(SDRC_POWER);
434
435 /*
436 * omap3_arm_context is the location where ARM registers
437 * get saved. The restore path then reads from this
438 * location and restores them back.
439 */
440 _omap_sram_idle(omap3_arm_context, save_state);
441 cpu_init();
442
443 /* Restore normal SDRC POWER settings */
444 if (omap_rev() >= OMAP3430_REV_ES3_0 &&
445 omap_type() != OMAP2_DEVICE_TYPE_GP &&
446 core_next_state == PWRDM_POWER_OFF)
447 sdrc_write_reg(sdrc_pwr, SDRC_POWER);
448
449 /* Restore table entry modified during MMU restoration */
450 if (pwrdm_read_prev_pwrst(mpu_pwrdm) == PWRDM_POWER_OFF)
451 restore_table_entry();
452
453 /* CORE */
454 if (core_next_state < PWRDM_POWER_ON) {
455 core_prev_state = pwrdm_read_prev_pwrst(core_pwrdm);
456 if (core_prev_state == PWRDM_POWER_OFF) {
457 omap3_core_restore_context();
458 omap3_prcm_restore_context();
459 omap3_sram_restore_context();
460 omap2_sms_restore_context();
461 }
462 omap_uart_resume_idle(0);
463 omap_uart_resume_idle(1);
464 if (core_next_state == PWRDM_POWER_OFF)
465 prm_clear_mod_reg_bits(OMAP3430_AUTO_OFF_MASK,
466 OMAP3430_GR_MOD,
467 OMAP3_PRM_VOLTCTRL_OFFSET);
468 }
469 omap3_intc_resume_idle();
470
471 /* PER */
472 if (per_next_state < PWRDM_POWER_ON) {
473 per_prev_state = pwrdm_read_prev_pwrst(per_pwrdm);
474 omap2_gpio_resume_after_idle();
475 if (per_prev_state == PWRDM_POWER_OFF)
476 omap3_per_restore_context();
477 omap_uart_resume_idle(2);
478 if (per_state_modified)
479 pwrdm_set_next_pwrst(per_pwrdm, PWRDM_POWER_OFF);
480 }
481
482 /* Disable IO-PAD and IO-CHAIN wakeup */
483 if (omap3_has_io_wakeup() && core_next_state < PWRDM_POWER_ON) {
484 prm_clear_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD, PM_WKEN);
485 omap3_disable_io_chain();
486 }
487
488 pwrdm_post_transition();
489
490 omap2_clkdm_allow_idle(mpu_pwrdm->pwrdm_clkdms[0]);
491 }
492
493 int omap3_can_sleep(void)
494 {
495 if (!sleep_while_idle)
496 return 0;
497 if (!omap_uart_can_sleep())
498 return 0;
499 return 1;
500 }
501
502 /* This sets pwrdm state (other than mpu & core. Currently only ON &
503 * RET are supported. Function is assuming that clkdm doesn't have
504 * hw_sup mode enabled. */
505 int set_pwrdm_state(struct powerdomain *pwrdm, u32 state)
506 {
507 u32 cur_state;
508 int sleep_switch = 0;
509 int ret = 0;
510
511 if (pwrdm == NULL || IS_ERR(pwrdm))
512 return -EINVAL;
513
514 while (!(pwrdm->pwrsts & (1 << state))) {
515 if (state == PWRDM_POWER_OFF)
516 return ret;
517 state--;
518 }
519
520 cur_state = pwrdm_read_next_pwrst(pwrdm);
521 if (cur_state == state)
522 return ret;
523
524 if (pwrdm_read_pwrst(pwrdm) < PWRDM_POWER_ON) {
525 omap2_clkdm_wakeup(pwrdm->pwrdm_clkdms[0]);
526 sleep_switch = 1;
527 pwrdm_wait_transition(pwrdm);
528 }
529
530 ret = pwrdm_set_next_pwrst(pwrdm, state);
531 if (ret) {
532 printk(KERN_ERR "Unable to set state of powerdomain: %s\n",
533 pwrdm->name);
534 goto err;
535 }
536
537 if (sleep_switch) {
538 omap2_clkdm_allow_idle(pwrdm->pwrdm_clkdms[0]);
539 pwrdm_wait_transition(pwrdm);
540 pwrdm_state_switch(pwrdm);
541 }
542
543 err:
544 return ret;
545 }
546
547 static void omap3_pm_idle(void)
548 {
549 local_irq_disable();
550 local_fiq_disable();
551
552 if (!omap3_can_sleep())
553 goto out;
554
555 if (omap_irq_pending() || need_resched())
556 goto out;
557
558 omap_sram_idle();
559
560 out:
561 local_fiq_enable();
562 local_irq_enable();
563 }
564
565 #ifdef CONFIG_SUSPEND
566 static suspend_state_t suspend_state;
567
568 static void omap2_pm_wakeup_on_timer(u32 seconds, u32 milliseconds)
569 {
570 u32 tick_rate, cycles;
571
572 if (!seconds && !milliseconds)
573 return;
574
575 tick_rate = clk_get_rate(omap_dm_timer_get_fclk(gptimer_wakeup));
576 cycles = tick_rate * seconds + tick_rate * milliseconds / 1000;
577 omap_dm_timer_stop(gptimer_wakeup);
578 omap_dm_timer_set_load_start(gptimer_wakeup, 0, 0xffffffff - cycles);
579
580 pr_info("PM: Resume timer in %u.%03u secs"
581 " (%d ticks at %d ticks/sec.)\n",
582 seconds, milliseconds, cycles, tick_rate);
583 }
584
585 static int omap3_pm_prepare(void)
586 {
587 disable_hlt();
588 return 0;
589 }
590
591 static int omap3_pm_suspend(void)
592 {
593 struct power_state *pwrst;
594 int state, ret = 0;
595
596 if (wakeup_timer_seconds || wakeup_timer_milliseconds)
597 omap2_pm_wakeup_on_timer(wakeup_timer_seconds,
598 wakeup_timer_milliseconds);
599
600 /* Read current next_pwrsts */
601 list_for_each_entry(pwrst, &pwrst_list, node)
602 pwrst->saved_state = pwrdm_read_next_pwrst(pwrst->pwrdm);
603 /* Set ones wanted by suspend */
604 list_for_each_entry(pwrst, &pwrst_list, node) {
605 if (set_pwrdm_state(pwrst->pwrdm, pwrst->next_state))
606 goto restore;
607 if (pwrdm_clear_all_prev_pwrst(pwrst->pwrdm))
608 goto restore;
609 }
610
611 omap_uart_prepare_suspend();
612 omap3_intc_suspend();
613
614 omap_sram_idle();
615
616 restore:
617 /* Restore next_pwrsts */
618 list_for_each_entry(pwrst, &pwrst_list, node) {
619 state = pwrdm_read_prev_pwrst(pwrst->pwrdm);
620 if (state > pwrst->next_state) {
621 printk(KERN_INFO "Powerdomain (%s) didn't enter "
622 "target state %d\n",
623 pwrst->pwrdm->name, pwrst->next_state);
624 ret = -1;
625 }
626 set_pwrdm_state(pwrst->pwrdm, pwrst->saved_state);
627 }
628 if (ret)
629 printk(KERN_ERR "Could not enter target state in pm_suspend\n");
630 else
631 printk(KERN_INFO "Successfully put all powerdomains "
632 "to target state\n");
633
634 return ret;
635 }
636
637 static int omap3_pm_enter(suspend_state_t unused)
638 {
639 int ret = 0;
640
641 switch (suspend_state) {
642 case PM_SUSPEND_STANDBY:
643 case PM_SUSPEND_MEM:
644 ret = omap3_pm_suspend();
645 break;
646 default:
647 ret = -EINVAL;
648 }
649
650 return ret;
651 }
652
653 static void omap3_pm_finish(void)
654 {
655 enable_hlt();
656 }
657
658 /* Hooks to enable / disable UART interrupts during suspend */
659 static int omap3_pm_begin(suspend_state_t state)
660 {
661 suspend_state = state;
662 omap_uart_enable_irqs(0);
663 return 0;
664 }
665
666 static void omap3_pm_end(void)
667 {
668 suspend_state = PM_SUSPEND_ON;
669 omap_uart_enable_irqs(1);
670 return;
671 }
672
673 static struct platform_suspend_ops omap_pm_ops = {
674 .begin = omap3_pm_begin,
675 .end = omap3_pm_end,
676 .prepare = omap3_pm_prepare,
677 .enter = omap3_pm_enter,
678 .finish = omap3_pm_finish,
679 .valid = suspend_valid_only_mem,
680 };
681 #endif /* CONFIG_SUSPEND */
682
683
684 /**
685 * omap3_iva_idle(): ensure IVA is in idle so it can be put into
686 * retention
687 *
688 * In cases where IVA2 is activated by bootcode, it may prevent
689 * full-chip retention or off-mode because it is not idle. This
690 * function forces the IVA2 into idle state so it can go
691 * into retention/off and thus allow full-chip retention/off.
692 *
693 **/
694 static void __init omap3_iva_idle(void)
695 {
696 /* ensure IVA2 clock is disabled */
697 cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);
698
699 /* if no clock activity, nothing else to do */
700 if (!(cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSTST) &
701 OMAP3430_CLKACTIVITY_IVA2_MASK))
702 return;
703
704 /* Reset IVA2 */
705 prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
706 OMAP3430_RST2_IVA2_MASK |
707 OMAP3430_RST3_IVA2_MASK,
708 OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
709
710 /* Enable IVA2 clock */
711 cm_write_mod_reg(OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK,
712 OMAP3430_IVA2_MOD, CM_FCLKEN);
713
714 /* Set IVA2 boot mode to 'idle' */
715 omap_ctrl_writel(OMAP3_IVA2_BOOTMOD_IDLE,
716 OMAP343X_CONTROL_IVA2_BOOTMOD);
717
718 /* Un-reset IVA2 */
719 prm_write_mod_reg(0, OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
720
721 /* Disable IVA2 clock */
722 cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);
723
724 /* Reset IVA2 */
725 prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
726 OMAP3430_RST2_IVA2_MASK |
727 OMAP3430_RST3_IVA2_MASK,
728 OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
729 }
730
731 static void __init omap3_d2d_idle(void)
732 {
733 u16 mask, padconf;
734
735 /* In a stand alone OMAP3430 where there is not a stacked
736 * modem for the D2D Idle Ack and D2D MStandby must be pulled
737 * high. S CONTROL_PADCONF_SAD2D_IDLEACK and
738 * CONTROL_PADCONF_SAD2D_MSTDBY to have a pull up. */
739 mask = (1 << 4) | (1 << 3); /* pull-up, enabled */
740 padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_MSTANDBY);
741 padconf |= mask;
742 omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_MSTANDBY);
743
744 padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_IDLEACK);
745 padconf |= mask;
746 omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_IDLEACK);
747
748 /* reset modem */
749 prm_write_mod_reg(OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK |
750 OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK,
751 CORE_MOD, OMAP2_RM_RSTCTRL);
752 prm_write_mod_reg(0, CORE_MOD, OMAP2_RM_RSTCTRL);
753 }
754
755 static void __init prcm_setup_regs(void)
756 {
757 /* XXX Reset all wkdeps. This should be done when initializing
758 * powerdomains */
759 prm_write_mod_reg(0, OMAP3430_IVA2_MOD, PM_WKDEP);
760 prm_write_mod_reg(0, MPU_MOD, PM_WKDEP);
761 prm_write_mod_reg(0, OMAP3430_DSS_MOD, PM_WKDEP);
762 prm_write_mod_reg(0, OMAP3430_NEON_MOD, PM_WKDEP);
763 prm_write_mod_reg(0, OMAP3430_CAM_MOD, PM_WKDEP);
764 prm_write_mod_reg(0, OMAP3430_PER_MOD, PM_WKDEP);
765 if (omap_rev() > OMAP3430_REV_ES1_0) {
766 prm_write_mod_reg(0, OMAP3430ES2_SGX_MOD, PM_WKDEP);
767 prm_write_mod_reg(0, OMAP3430ES2_USBHOST_MOD, PM_WKDEP);
768 } else
769 prm_write_mod_reg(0, GFX_MOD, PM_WKDEP);
770
771 /*
772 * Enable interface clock autoidle for all modules.
773 * Note that in the long run this should be done by clockfw
774 */
775 cm_write_mod_reg(
776 OMAP3430_AUTO_MODEM_MASK |
777 OMAP3430ES2_AUTO_MMC3_MASK |
778 OMAP3430ES2_AUTO_ICR_MASK |
779 OMAP3430_AUTO_AES2_MASK |
780 OMAP3430_AUTO_SHA12_MASK |
781 OMAP3430_AUTO_DES2_MASK |
782 OMAP3430_AUTO_MMC2_MASK |
783 OMAP3430_AUTO_MMC1_MASK |
784 OMAP3430_AUTO_MSPRO_MASK |
785 OMAP3430_AUTO_HDQ_MASK |
786 OMAP3430_AUTO_MCSPI4_MASK |
787 OMAP3430_AUTO_MCSPI3_MASK |
788 OMAP3430_AUTO_MCSPI2_MASK |
789 OMAP3430_AUTO_MCSPI1_MASK |
790 OMAP3430_AUTO_I2C3_MASK |
791 OMAP3430_AUTO_I2C2_MASK |
792 OMAP3430_AUTO_I2C1_MASK |
793 OMAP3430_AUTO_UART2_MASK |
794 OMAP3430_AUTO_UART1_MASK |
795 OMAP3430_AUTO_GPT11_MASK |
796 OMAP3430_AUTO_GPT10_MASK |
797 OMAP3430_AUTO_MCBSP5_MASK |
798 OMAP3430_AUTO_MCBSP1_MASK |
799 OMAP3430ES1_AUTO_FAC_MASK | /* This is es1 only */
800 OMAP3430_AUTO_MAILBOXES_MASK |
801 OMAP3430_AUTO_OMAPCTRL_MASK |
802 OMAP3430ES1_AUTO_FSHOSTUSB_MASK |
803 OMAP3430_AUTO_HSOTGUSB_MASK |
804 OMAP3430_AUTO_SAD2D_MASK |
805 OMAP3430_AUTO_SSI_MASK,
806 CORE_MOD, CM_AUTOIDLE1);
807
808 cm_write_mod_reg(
809 OMAP3430_AUTO_PKA_MASK |
810 OMAP3430_AUTO_AES1_MASK |
811 OMAP3430_AUTO_RNG_MASK |
812 OMAP3430_AUTO_SHA11_MASK |
813 OMAP3430_AUTO_DES1_MASK,
814 CORE_MOD, CM_AUTOIDLE2);
815
816 if (omap_rev() > OMAP3430_REV_ES1_0) {
817 cm_write_mod_reg(
818 OMAP3430_AUTO_MAD2D_MASK |
819 OMAP3430ES2_AUTO_USBTLL_MASK,
820 CORE_MOD, CM_AUTOIDLE3);
821 }
822
823 cm_write_mod_reg(
824 OMAP3430_AUTO_WDT2_MASK |
825 OMAP3430_AUTO_WDT1_MASK |
826 OMAP3430_AUTO_GPIO1_MASK |
827 OMAP3430_AUTO_32KSYNC_MASK |
828 OMAP3430_AUTO_GPT12_MASK |
829 OMAP3430_AUTO_GPT1_MASK,
830 WKUP_MOD, CM_AUTOIDLE);
831
832 cm_write_mod_reg(
833 OMAP3430_AUTO_DSS_MASK,
834 OMAP3430_DSS_MOD,
835 CM_AUTOIDLE);
836
837 cm_write_mod_reg(
838 OMAP3430_AUTO_CAM_MASK,
839 OMAP3430_CAM_MOD,
840 CM_AUTOIDLE);
841
842 cm_write_mod_reg(
843 OMAP3430_AUTO_GPIO6_MASK |
844 OMAP3430_AUTO_GPIO5_MASK |
845 OMAP3430_AUTO_GPIO4_MASK |
846 OMAP3430_AUTO_GPIO3_MASK |
847 OMAP3430_AUTO_GPIO2_MASK |
848 OMAP3430_AUTO_WDT3_MASK |
849 OMAP3430_AUTO_UART3_MASK |
850 OMAP3430_AUTO_GPT9_MASK |
851 OMAP3430_AUTO_GPT8_MASK |
852 OMAP3430_AUTO_GPT7_MASK |
853 OMAP3430_AUTO_GPT6_MASK |
854 OMAP3430_AUTO_GPT5_MASK |
855 OMAP3430_AUTO_GPT4_MASK |
856 OMAP3430_AUTO_GPT3_MASK |
857 OMAP3430_AUTO_GPT2_MASK |
858 OMAP3430_AUTO_MCBSP4_MASK |
859 OMAP3430_AUTO_MCBSP3_MASK |
860 OMAP3430_AUTO_MCBSP2_MASK,
861 OMAP3430_PER_MOD,
862 CM_AUTOIDLE);
863
864 if (omap_rev() > OMAP3430_REV_ES1_0) {
865 cm_write_mod_reg(
866 OMAP3430ES2_AUTO_USBHOST_MASK,
867 OMAP3430ES2_USBHOST_MOD,
868 CM_AUTOIDLE);
869 }
870
871 omap_ctrl_writel(OMAP3430_AUTOIDLE_MASK, OMAP2_CONTROL_SYSCONFIG);
872
873 /*
874 * Set all plls to autoidle. This is needed until autoidle is
875 * enabled by clockfw
876 */
877 cm_write_mod_reg(1 << OMAP3430_AUTO_IVA2_DPLL_SHIFT,
878 OMAP3430_IVA2_MOD, CM_AUTOIDLE2);
879 cm_write_mod_reg(1 << OMAP3430_AUTO_MPU_DPLL_SHIFT,
880 MPU_MOD,
881 CM_AUTOIDLE2);
882 cm_write_mod_reg((1 << OMAP3430_AUTO_PERIPH_DPLL_SHIFT) |
883 (1 << OMAP3430_AUTO_CORE_DPLL_SHIFT),
884 PLL_MOD,
885 CM_AUTOIDLE);
886 cm_write_mod_reg(1 << OMAP3430ES2_AUTO_PERIPH2_DPLL_SHIFT,
887 PLL_MOD,
888 CM_AUTOIDLE2);
889
890 /*
891 * Enable control of expternal oscillator through
892 * sys_clkreq. In the long run clock framework should
893 * take care of this.
894 */
895 prm_rmw_mod_reg_bits(OMAP_AUTOEXTCLKMODE_MASK,
896 1 << OMAP_AUTOEXTCLKMODE_SHIFT,
897 OMAP3430_GR_MOD,
898 OMAP3_PRM_CLKSRC_CTRL_OFFSET);
899
900 /* setup wakup source */
901 prm_write_mod_reg(OMAP3430_EN_IO_MASK | OMAP3430_EN_GPIO1_MASK |
902 OMAP3430_EN_GPT1_MASK | OMAP3430_EN_GPT12_MASK,
903 WKUP_MOD, PM_WKEN);
904 /* No need to write EN_IO, that is always enabled */
905 prm_write_mod_reg(OMAP3430_GRPSEL_GPIO1_MASK |
906 OMAP3430_GRPSEL_GPT1_MASK |
907 OMAP3430_GRPSEL_GPT12_MASK,
908 WKUP_MOD, OMAP3430_PM_MPUGRPSEL);
909 /* For some reason IO doesn't generate wakeup event even if
910 * it is selected to mpu wakeup goup */
911 prm_write_mod_reg(OMAP3430_IO_EN_MASK | OMAP3430_WKUP_EN_MASK,
912 OCP_MOD, OMAP3_PRM_IRQENABLE_MPU_OFFSET);
913
914 /* Enable PM_WKEN to support DSS LPR */
915 prm_write_mod_reg(OMAP3430_PM_WKEN_DSS_EN_DSS_MASK,
916 OMAP3430_DSS_MOD, PM_WKEN);
917
918 /* Enable wakeups in PER */
919 prm_write_mod_reg(OMAP3430_EN_GPIO2_MASK | OMAP3430_EN_GPIO3_MASK |
920 OMAP3430_EN_GPIO4_MASK | OMAP3430_EN_GPIO5_MASK |
921 OMAP3430_EN_GPIO6_MASK | OMAP3430_EN_UART3_MASK |
922 OMAP3430_EN_MCBSP2_MASK | OMAP3430_EN_MCBSP3_MASK |
923 OMAP3430_EN_MCBSP4_MASK,
924 OMAP3430_PER_MOD, PM_WKEN);
925 /* and allow them to wake up MPU */
926 prm_write_mod_reg(OMAP3430_GRPSEL_GPIO2_MASK |
927 OMAP3430_GRPSEL_GPIO3_MASK |
928 OMAP3430_GRPSEL_GPIO4_MASK |
929 OMAP3430_GRPSEL_GPIO5_MASK |
930 OMAP3430_GRPSEL_GPIO6_MASK |
931 OMAP3430_GRPSEL_UART3_MASK |
932 OMAP3430_GRPSEL_MCBSP2_MASK |
933 OMAP3430_GRPSEL_MCBSP3_MASK |
934 OMAP3430_GRPSEL_MCBSP4_MASK,
935 OMAP3430_PER_MOD, OMAP3430_PM_MPUGRPSEL);
936
937 /* Don't attach IVA interrupts */
938 prm_write_mod_reg(0, WKUP_MOD, OMAP3430_PM_IVAGRPSEL);
939 prm_write_mod_reg(0, CORE_MOD, OMAP3430_PM_IVAGRPSEL1);
940 prm_write_mod_reg(0, CORE_MOD, OMAP3430ES2_PM_IVAGRPSEL3);
941 prm_write_mod_reg(0, OMAP3430_PER_MOD, OMAP3430_PM_IVAGRPSEL);
942
943 /* Clear any pending 'reset' flags */
944 prm_write_mod_reg(0xffffffff, MPU_MOD, OMAP2_RM_RSTST);
945 prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP2_RM_RSTST);
946 prm_write_mod_reg(0xffffffff, OMAP3430_PER_MOD, OMAP2_RM_RSTST);
947 prm_write_mod_reg(0xffffffff, OMAP3430_EMU_MOD, OMAP2_RM_RSTST);
948 prm_write_mod_reg(0xffffffff, OMAP3430_NEON_MOD, OMAP2_RM_RSTST);
949 prm_write_mod_reg(0xffffffff, OMAP3430_DSS_MOD, OMAP2_RM_RSTST);
950 prm_write_mod_reg(0xffffffff, OMAP3430ES2_USBHOST_MOD, OMAP2_RM_RSTST);
951
952 /* Clear any pending PRCM interrupts */
953 prm_write_mod_reg(0, OCP_MOD, OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
954
955 omap3_iva_idle();
956 omap3_d2d_idle();
957 }
958
959 void omap3_pm_off_mode_enable(int enable)
960 {
961 struct power_state *pwrst;
962 u32 state;
963
964 if (enable)
965 state = PWRDM_POWER_OFF;
966 else
967 state = PWRDM_POWER_RET;
968
969 #ifdef CONFIG_CPU_IDLE
970 omap3_cpuidle_update_states();
971 #endif
972
973 list_for_each_entry(pwrst, &pwrst_list, node) {
974 pwrst->next_state = state;
975 set_pwrdm_state(pwrst->pwrdm, state);
976 }
977 }
978
979 int omap3_pm_get_suspend_state(struct powerdomain *pwrdm)
980 {
981 struct power_state *pwrst;
982
983 list_for_each_entry(pwrst, &pwrst_list, node) {
984 if (pwrst->pwrdm == pwrdm)
985 return pwrst->next_state;
986 }
987 return -EINVAL;
988 }
989
990 int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state)
991 {
992 struct power_state *pwrst;
993
994 list_for_each_entry(pwrst, &pwrst_list, node) {
995 if (pwrst->pwrdm == pwrdm) {
996 pwrst->next_state = state;
997 return 0;
998 }
999 }
1000 return -EINVAL;
1001 }
1002
1003 static int __init pwrdms_setup(struct powerdomain *pwrdm, void *unused)
1004 {
1005 struct power_state *pwrst;
1006
1007 if (!pwrdm->pwrsts)
1008 return 0;
1009
1010 pwrst = kmalloc(sizeof(struct power_state), GFP_ATOMIC);
1011 if (!pwrst)
1012 return -ENOMEM;
1013 pwrst->pwrdm = pwrdm;
1014 pwrst->next_state = PWRDM_POWER_RET;
1015 list_add(&pwrst->node, &pwrst_list);
1016
1017 if (pwrdm_has_hdwr_sar(pwrdm))
1018 pwrdm_enable_hdwr_sar(pwrdm);
1019
1020 return set_pwrdm_state(pwrst->pwrdm, pwrst->next_state);
1021 }
1022
1023 /*
1024 * Enable hw supervised mode for all clockdomains if it's
1025 * supported. Initiate sleep transition for other clockdomains, if
1026 * they are not used
1027 */
1028 static int __init clkdms_setup(struct clockdomain *clkdm, void *unused)
1029 {
1030 clkdm_clear_all_wkdeps(clkdm);
1031 clkdm_clear_all_sleepdeps(clkdm);
1032
1033 if (clkdm->flags & CLKDM_CAN_ENABLE_AUTO)
1034 omap2_clkdm_allow_idle(clkdm);
1035 else if (clkdm->flags & CLKDM_CAN_FORCE_SLEEP &&
1036 atomic_read(&clkdm->usecount) == 0)
1037 omap2_clkdm_sleep(clkdm);
1038 return 0;
1039 }
1040
1041 void omap_push_sram_idle(void)
1042 {
1043 _omap_sram_idle = omap_sram_push(omap34xx_cpu_suspend,
1044 omap34xx_cpu_suspend_sz);
1045 if (omap_type() != OMAP2_DEVICE_TYPE_GP)
1046 _omap_save_secure_sram = omap_sram_push(save_secure_ram_context,
1047 save_secure_ram_context_sz);
1048 }
1049
1050 static int __init omap3_pm_init(void)
1051 {
1052 struct power_state *pwrst, *tmp;
1053 struct clockdomain *neon_clkdm, *per_clkdm, *mpu_clkdm, *core_clkdm;
1054 int ret;
1055
1056 if (!cpu_is_omap34xx())
1057 return -ENODEV;
1058
1059 printk(KERN_ERR "Power Management for TI OMAP3.\n");
1060
1061 /* XXX prcm_setup_regs needs to be before enabling hw
1062 * supervised mode for powerdomains */
1063 prcm_setup_regs();
1064
1065 ret = request_irq(INT_34XX_PRCM_MPU_IRQ,
1066 (irq_handler_t)prcm_interrupt_handler,
1067 IRQF_DISABLED, "prcm", NULL);
1068 if (ret) {
1069 printk(KERN_ERR "request_irq failed to register for 0x%x\n",
1070 INT_34XX_PRCM_MPU_IRQ);
1071 goto err1;
1072 }
1073
1074 ret = pwrdm_for_each(pwrdms_setup, NULL);
1075 if (ret) {
1076 printk(KERN_ERR "Failed to setup powerdomains\n");
1077 goto err2;
1078 }
1079
1080 (void) clkdm_for_each(clkdms_setup, NULL);
1081
1082 mpu_pwrdm = pwrdm_lookup("mpu_pwrdm");
1083 if (mpu_pwrdm == NULL) {
1084 printk(KERN_ERR "Failed to get mpu_pwrdm\n");
1085 goto err2;
1086 }
1087
1088 neon_pwrdm = pwrdm_lookup("neon_pwrdm");
1089 per_pwrdm = pwrdm_lookup("per_pwrdm");
1090 core_pwrdm = pwrdm_lookup("core_pwrdm");
1091 cam_pwrdm = pwrdm_lookup("cam_pwrdm");
1092
1093 neon_clkdm = clkdm_lookup("neon_clkdm");
1094 mpu_clkdm = clkdm_lookup("mpu_clkdm");
1095 per_clkdm = clkdm_lookup("per_clkdm");
1096 core_clkdm = clkdm_lookup("core_clkdm");
1097
1098 omap_push_sram_idle();
1099 #ifdef CONFIG_SUSPEND
1100 suspend_set_ops(&omap_pm_ops);
1101 #endif /* CONFIG_SUSPEND */
1102
1103 pm_idle = omap3_pm_idle;
1104 omap3_idle_init();
1105
1106 clkdm_add_wkdep(neon_clkdm, mpu_clkdm);
1107 if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
1108 omap3_secure_ram_storage =
1109 kmalloc(0x803F, GFP_KERNEL);
1110 if (!omap3_secure_ram_storage)
1111 printk(KERN_ERR "Memory allocation failed when"
1112 "allocating for secure sram context\n");
1113
1114 local_irq_disable();
1115 local_fiq_disable();
1116
1117 omap_dma_global_context_save();
1118 omap3_save_secure_ram_context(PWRDM_POWER_ON);
1119 omap_dma_global_context_restore();
1120
1121 local_irq_enable();
1122 local_fiq_enable();
1123 }
1124
1125 omap3_save_scratchpad_contents();
1126 err1:
1127 return ret;
1128 err2:
1129 free_irq(INT_34XX_PRCM_MPU_IRQ, NULL);
1130 list_for_each_entry_safe(pwrst, tmp, &pwrst_list, node) {
1131 list_del(&pwrst->node);
1132 kfree(pwrst);
1133 }
1134 return ret;
1135 }
1136
1137 late_initcall(omap3_pm_init);
linux-next