?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cciss: change the way we notify scsi midlayer of tape drives
[linux-2.6/mini2440.git] / drivers / ide / pci / scc_pata.c
blob6cde48bba6f8825c998218de12d88fb9ca4ec773
1 /*
2 * Support for IDE interfaces on Celleb platform
3 *
4 * (C) Copyright 2006 TOSHIBA CORPORATION
5 *
6 * This code is based on drivers/ide/pci/siimage.c:
7 * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
8 * Copyright (C) 2003 Red Hat <alan@redhat.com>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License along
21 * with this program; if not, write to the Free Software Foundation, Inc.,
22 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
23 */
24
25 #include <linux/types.h>
26 #include <linux/module.h>
27 #include <linux/pci.h>
28 #include <linux/delay.h>
29 #include <linux/hdreg.h>
30 #include <linux/ide.h>
31 #include <linux/init.h>
32
33 #define PCI_DEVICE_ID_TOSHIBA_SCC_ATA 0x01b4
34
35 #define SCC_PATA_NAME "scc IDE"
36
37 #define TDVHSEL_MASTER 0x00000001
38 #define TDVHSEL_SLAVE 0x00000004
39
40 #define MODE_JCUSFEN 0x00000080
41
42 #define CCKCTRL_ATARESET 0x00040000
43 #define CCKCTRL_BUFCNT 0x00020000
44 #define CCKCTRL_CRST 0x00010000
45 #define CCKCTRL_OCLKEN 0x00000100
46 #define CCKCTRL_ATACLKOEN 0x00000002
47 #define CCKCTRL_LCLKEN 0x00000001
48
49 #define QCHCD_IOS_SS 0x00000001
50
51 #define QCHSD_STPDIAG 0x00020000
52
53 #define INTMASK_MSK 0xD1000012
54 #define INTSTS_SERROR 0x80000000
55 #define INTSTS_PRERR 0x40000000
56 #define INTSTS_RERR 0x10000000
57 #define INTSTS_ICERR 0x01000000
58 #define INTSTS_BMSINT 0x00000010
59 #define INTSTS_BMHE 0x00000008
60 #define INTSTS_IOIRQS 0x00000004
61 #define INTSTS_INTRQ 0x00000002
62 #define INTSTS_ACTEINT 0x00000001
63
64 #define ECMODE_VALUE 0x01
65
66 static struct scc_ports {
67 unsigned long ctl, dma;
68 struct ide_host *host; /* for removing port from system */
69 } scc_ports[MAX_HWIFS];
70
71 /* PIO transfer mode table */
72 /* JCHST */
73 static unsigned long JCHSTtbl[2][7] = {
74 {0x0E, 0x05, 0x02, 0x03, 0x02, 0x00, 0x00}, /* 100MHz */
75 {0x13, 0x07, 0x04, 0x04, 0x03, 0x00, 0x00} /* 133MHz */
76 };
77
78 /* JCHHT */
79 static unsigned long JCHHTtbl[2][7] = {
80 {0x0E, 0x02, 0x02, 0x02, 0x02, 0x00, 0x00}, /* 100MHz */
81 {0x13, 0x03, 0x03, 0x03, 0x03, 0x00, 0x00} /* 133MHz */
82 };
83
84 /* JCHCT */
85 static unsigned long JCHCTtbl[2][7] = {
86 {0x1D, 0x1D, 0x1C, 0x0B, 0x06, 0x00, 0x00}, /* 100MHz */
87 {0x27, 0x26, 0x26, 0x0E, 0x09, 0x00, 0x00} /* 133MHz */
88 };
89
90
91 /* DMA transfer mode table */
92 /* JCHDCTM/JCHDCTS */
93 static unsigned long JCHDCTxtbl[2][7] = {
94 {0x0A, 0x06, 0x04, 0x03, 0x01, 0x00, 0x00}, /* 100MHz */
95 {0x0E, 0x09, 0x06, 0x04, 0x02, 0x01, 0x00} /* 133MHz */
96 };
97
98 /* JCSTWTM/JCSTWTS */
99 static unsigned long JCSTWTxtbl[2][7] = {
100 {0x06, 0x04, 0x03, 0x02, 0x02, 0x02, 0x00}, /* 100MHz */
101 {0x09, 0x06, 0x04, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
102 };
103
104 /* JCTSS */
105 static unsigned long JCTSStbl[2][7] = {
106 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x00}, /* 100MHz */
107 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x05} /* 133MHz */
108 };
109
110 /* JCENVT */
111 static unsigned long JCENVTtbl[2][7] = {
112 {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00}, /* 100MHz */
113 {0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
114 };
115
116 /* JCACTSELS/JCACTSELM */
117 static unsigned long JCACTSELtbl[2][7] = {
118 {0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x00}, /* 100MHz */
119 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01} /* 133MHz */
120 };
121
122
123 static u8 scc_ide_inb(unsigned long port)
124 {
125 u32 data = in_be32((void*)port);
126 return (u8)data;
127 }
128
129 static void scc_exec_command(ide_hwif_t *hwif, u8 cmd)
130 {
131 out_be32((void *)hwif->io_ports.command_addr, cmd);
132 eieio();
133 in_be32((void *)(hwif->dma_base + 0x01c));
134 eieio();
135 }
136
137 static u8 scc_read_status(ide_hwif_t *hwif)
138 {
139 return (u8)in_be32((void *)hwif->io_ports.status_addr);
140 }
141
142 static u8 scc_read_altstatus(ide_hwif_t *hwif)
143 {
144 return (u8)in_be32((void *)hwif->io_ports.ctl_addr);
145 }
146
147 static u8 scc_read_sff_dma_status(ide_hwif_t *hwif)
148 {
149 return (u8)in_be32((void *)(hwif->dma_base + 4));
150 }
151
152 static void scc_set_irq(ide_hwif_t *hwif, int on)
153 {
154 u8 ctl = ATA_DEVCTL_OBS;
155
156 if (on == 4) { /* hack for SRST */
157 ctl |= 4;
158 on &= ~4;
159 }
160
161 ctl |= on ? 0 : 2;
162
163 out_be32((void *)hwif->io_ports.ctl_addr, ctl);
164 eieio();
165 in_be32((void *)(hwif->dma_base + 0x01c));
166 eieio();
167 }
168
169 static void scc_ide_insw(unsigned long port, void *addr, u32 count)
170 {
171 u16 *ptr = (u16 *)addr;
172 while (count--) {
173 *ptr++ = le16_to_cpu(in_be32((void*)port));
174 }
175 }
176
177 static void scc_ide_insl(unsigned long port, void *addr, u32 count)
178 {
179 u16 *ptr = (u16 *)addr;
180 while (count--) {
181 *ptr++ = le16_to_cpu(in_be32((void*)port));
182 *ptr++ = le16_to_cpu(in_be32((void*)port));
183 }
184 }
185
186 static void scc_ide_outb(u8 addr, unsigned long port)
187 {
188 out_be32((void*)port, addr);
189 }
190
191 static void
192 scc_ide_outsw(unsigned long port, void *addr, u32 count)
193 {
194 u16 *ptr = (u16 *)addr;
195 while (count--) {
196 out_be32((void*)port, cpu_to_le16(*ptr++));
197 }
198 }
199
200 static void
201 scc_ide_outsl(unsigned long port, void *addr, u32 count)
202 {
203 u16 *ptr = (u16 *)addr;
204 while (count--) {
205 out_be32((void*)port, cpu_to_le16(*ptr++));
206 out_be32((void*)port, cpu_to_le16(*ptr++));
207 }
208 }
209
210 /**
211 * scc_set_pio_mode - set host controller for PIO mode
212 * @drive: drive
213 * @pio: PIO mode number
214 *
215 * Load the timing settings for this device mode into the
216 * controller.
217 */
218
219 static void scc_set_pio_mode(ide_drive_t *drive, const u8 pio)
220 {
221 ide_hwif_t *hwif = HWIF(drive);
222 struct scc_ports *ports = ide_get_hwifdata(hwif);
223 unsigned long ctl_base = ports->ctl;
224 unsigned long cckctrl_port = ctl_base + 0xff0;
225 unsigned long piosht_port = ctl_base + 0x000;
226 unsigned long pioct_port = ctl_base + 0x004;
227 unsigned long reg;
228 int offset;
229
230 reg = in_be32((void __iomem *)cckctrl_port);
231 if (reg & CCKCTRL_ATACLKOEN) {
232 offset = 1; /* 133MHz */
233 } else {
234 offset = 0; /* 100MHz */
235 }
236 reg = JCHSTtbl[offset][pio] << 16 | JCHHTtbl[offset][pio];
237 out_be32((void __iomem *)piosht_port, reg);
238 reg = JCHCTtbl[offset][pio];
239 out_be32((void __iomem *)pioct_port, reg);
240 }
241
242 /**
243 * scc_set_dma_mode - set host controller for DMA mode
244 * @drive: drive
245 * @speed: DMA mode
246 *
247 * Load the timing settings for this device mode into the
248 * controller.
249 */
250
251 static void scc_set_dma_mode(ide_drive_t *drive, const u8 speed)
252 {
253 ide_hwif_t *hwif = HWIF(drive);
254 struct scc_ports *ports = ide_get_hwifdata(hwif);
255 unsigned long ctl_base = ports->ctl;
256 unsigned long cckctrl_port = ctl_base + 0xff0;
257 unsigned long mdmact_port = ctl_base + 0x008;
258 unsigned long mcrcst_port = ctl_base + 0x00c;
259 unsigned long sdmact_port = ctl_base + 0x010;
260 unsigned long scrcst_port = ctl_base + 0x014;
261 unsigned long udenvt_port = ctl_base + 0x018;
262 unsigned long tdvhsel_port = ctl_base + 0x020;
263 int is_slave = (&hwif->drives[1] == drive);
264 int offset, idx;
265 unsigned long reg;
266 unsigned long jcactsel;
267
268 reg = in_be32((void __iomem *)cckctrl_port);
269 if (reg & CCKCTRL_ATACLKOEN) {
270 offset = 1; /* 133MHz */
271 } else {
272 offset = 0; /* 100MHz */
273 }
274
275 idx = speed - XFER_UDMA_0;
276
277 jcactsel = JCACTSELtbl[offset][idx];
278 if (is_slave) {
279 out_be32((void __iomem *)sdmact_port, JCHDCTxtbl[offset][idx]);
280 out_be32((void __iomem *)scrcst_port, JCSTWTxtbl[offset][idx]);
281 jcactsel = jcactsel << 2;
282 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_SLAVE) | jcactsel);
283 } else {
284 out_be32((void __iomem *)mdmact_port, JCHDCTxtbl[offset][idx]);
285 out_be32((void __iomem *)mcrcst_port, JCSTWTxtbl[offset][idx]);
286 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_MASTER) | jcactsel);
287 }
288 reg = JCTSStbl[offset][idx] << 16 | JCENVTtbl[offset][idx];
289 out_be32((void __iomem *)udenvt_port, reg);
290 }
291
292 static void scc_dma_host_set(ide_drive_t *drive, int on)
293 {
294 ide_hwif_t *hwif = drive->hwif;
295 u8 unit = (drive->select.b.unit & 0x01);
296 u8 dma_stat = scc_ide_inb(hwif->dma_base + 4);
297
298 if (on)
299 dma_stat |= (1 << (5 + unit));
300 else
301 dma_stat &= ~(1 << (5 + unit));
302
303 scc_ide_outb(dma_stat, hwif->dma_base + 4);
304 }
305
306 /**
307 * scc_ide_dma_setup - begin a DMA phase
308 * @drive: target device
309 *
310 * Build an IDE DMA PRD (IDE speak for scatter gather table)
311 * and then set up the DMA transfer registers.
312 *
313 * Returns 0 on success. If a PIO fallback is required then 1
314 * is returned.
315 */
316
317 static int scc_dma_setup(ide_drive_t *drive)
318 {
319 ide_hwif_t *hwif = drive->hwif;
320 struct request *rq = HWGROUP(drive)->rq;
321 unsigned int reading;
322 u8 dma_stat;
323
324 if (rq_data_dir(rq))
325 reading = 0;
326 else
327 reading = 1 << 3;
328
329 /* fall back to pio! */
330 if (!ide_build_dmatable(drive, rq)) {
331 ide_map_sg(drive, rq);
332 return 1;
333 }
334
335 /* PRD table */
336 out_be32((void __iomem *)(hwif->dma_base + 8), hwif->dmatable_dma);
337
338 /* specify r/w */
339 out_be32((void __iomem *)hwif->dma_base, reading);
340
341 /* read DMA status for INTR & ERROR flags */
342 dma_stat = in_be32((void __iomem *)(hwif->dma_base + 4));
343
344 /* clear INTR & ERROR flags */
345 out_be32((void __iomem *)(hwif->dma_base + 4), dma_stat | 6);
346 drive->waiting_for_dma = 1;
347 return 0;
348 }
349
350 static void scc_dma_start(ide_drive_t *drive)
351 {
352 ide_hwif_t *hwif = drive->hwif;
353 u8 dma_cmd = scc_ide_inb(hwif->dma_base);
354
355 /* start DMA */
356 scc_ide_outb(dma_cmd | 1, hwif->dma_base);
357 hwif->dma = 1;
358 wmb();
359 }
360
361 static int __scc_dma_end(ide_drive_t *drive)
362 {
363 ide_hwif_t *hwif = drive->hwif;
364 u8 dma_stat, dma_cmd;
365
366 drive->waiting_for_dma = 0;
367 /* get DMA command mode */
368 dma_cmd = scc_ide_inb(hwif->dma_base);
369 /* stop DMA */
370 scc_ide_outb(dma_cmd & ~1, hwif->dma_base);
371 /* get DMA status */
372 dma_stat = scc_ide_inb(hwif->dma_base + 4);
373 /* clear the INTR & ERROR bits */
374 scc_ide_outb(dma_stat | 6, hwif->dma_base + 4);
375 /* purge DMA mappings */
376 ide_destroy_dmatable(drive);
377 /* verify good DMA status */
378 hwif->dma = 0;
379 wmb();
380 return (dma_stat & 7) != 4 ? (0x10 | dma_stat) : 0;
381 }
382
383 /**
384 * scc_dma_end - Stop DMA
385 * @drive: IDE drive
386 *
387 * Check and clear INT Status register.
388 * Then call __scc_dma_end().
389 */
390
391 static int scc_dma_end(ide_drive_t *drive)
392 {
393 ide_hwif_t *hwif = HWIF(drive);
394 void __iomem *dma_base = (void __iomem *)hwif->dma_base;
395 unsigned long intsts_port = hwif->dma_base + 0x014;
396 u32 reg;
397 int dma_stat, data_loss = 0;
398 static int retry = 0;
399
400 /* errata A308 workaround: Step5 (check data loss) */
401 /* We don't check non ide_disk because it is limited to UDMA4 */
402 if (!(in_be32((void __iomem *)hwif->io_ports.ctl_addr)
403 & ERR_STAT) &&
404 drive->media == ide_disk && drive->current_speed > XFER_UDMA_4) {
405 reg = in_be32((void __iomem *)intsts_port);
406 if (!(reg & INTSTS_ACTEINT)) {
407 printk(KERN_WARNING "%s: operation failed (transfer data loss)\n",
408 drive->name);
409 data_loss = 1;
410 if (retry++) {
411 struct request *rq = HWGROUP(drive)->rq;
412 int unit;
413 /* ERROR_RESET and drive->crc_count are needed
414 * to reduce DMA transfer mode in retry process.
415 */
416 if (rq)
417 rq->errors |= ERROR_RESET;
418 for (unit = 0; unit < MAX_DRIVES; unit++) {
419 ide_drive_t *drive = &hwif->drives[unit];
420 drive->crc_count++;
421 }
422 }
423 }
424 }
425
426 while (1) {
427 reg = in_be32((void __iomem *)intsts_port);
428
429 if (reg & INTSTS_SERROR) {
430 printk(KERN_WARNING "%s: SERROR\n", SCC_PATA_NAME);
431 out_be32((void __iomem *)intsts_port, INTSTS_SERROR|INTSTS_BMSINT);
432
433 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
434 continue;
435 }
436
437 if (reg & INTSTS_PRERR) {
438 u32 maea0, maec0;
439 unsigned long ctl_base = hwif->config_data;
440
441 maea0 = in_be32((void __iomem *)(ctl_base + 0xF50));
442 maec0 = in_be32((void __iomem *)(ctl_base + 0xF54));
443
444 printk(KERN_WARNING "%s: PRERR [addr:%x cmd:%x]\n", SCC_PATA_NAME, maea0, maec0);
445
446 out_be32((void __iomem *)intsts_port, INTSTS_PRERR|INTSTS_BMSINT);
447
448 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
449 continue;
450 }
451
452 if (reg & INTSTS_RERR) {
453 printk(KERN_WARNING "%s: Response Error\n", SCC_PATA_NAME);
454 out_be32((void __iomem *)intsts_port, INTSTS_RERR|INTSTS_BMSINT);
455
456 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
457 continue;
458 }
459
460 if (reg & INTSTS_ICERR) {
461 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
462
463 printk(KERN_WARNING "%s: Illegal Configuration\n", SCC_PATA_NAME);
464 out_be32((void __iomem *)intsts_port, INTSTS_ICERR|INTSTS_BMSINT);
465 continue;
466 }
467
468 if (reg & INTSTS_BMSINT) {
469 printk(KERN_WARNING "%s: Internal Bus Error\n", SCC_PATA_NAME);
470 out_be32((void __iomem *)intsts_port, INTSTS_BMSINT);
471
472 ide_do_reset(drive);
473 continue;
474 }
475
476 if (reg & INTSTS_BMHE) {
477 out_be32((void __iomem *)intsts_port, INTSTS_BMHE);
478 continue;
479 }
480
481 if (reg & INTSTS_ACTEINT) {
482 out_be32((void __iomem *)intsts_port, INTSTS_ACTEINT);
483 continue;
484 }
485
486 if (reg & INTSTS_IOIRQS) {
487 out_be32((void __iomem *)intsts_port, INTSTS_IOIRQS);
488 continue;
489 }
490 break;
491 }
492
493 dma_stat = __scc_dma_end(drive);
494 if (data_loss)
495 dma_stat |= 2; /* emulate DMA error (to retry command) */
496 return dma_stat;
497 }
498
499 /* returns 1 if dma irq issued, 0 otherwise */
500 static int scc_dma_test_irq(ide_drive_t *drive)
501 {
502 ide_hwif_t *hwif = HWIF(drive);
503 u32 int_stat = in_be32((void __iomem *)hwif->dma_base + 0x014);
504
505 /* SCC errata A252,A308 workaround: Step4 */
506 if ((in_be32((void __iomem *)hwif->io_ports.ctl_addr)
507 & ERR_STAT) &&
508 (int_stat & INTSTS_INTRQ))
509 return 1;
510
511 /* SCC errata A308 workaround: Step5 (polling IOIRQS) */
512 if (int_stat & INTSTS_IOIRQS)
513 return 1;
514
515 if (!drive->waiting_for_dma)
516 printk(KERN_WARNING "%s: (%s) called while not waiting\n",
517 drive->name, __func__);
518 return 0;
519 }
520
521 static u8 scc_udma_filter(ide_drive_t *drive)
522 {
523 ide_hwif_t *hwif = drive->hwif;
524 u8 mask = hwif->ultra_mask;
525
526 /* errata A308 workaround: limit non ide_disk drive to UDMA4 */
527 if ((drive->media != ide_disk) && (mask & 0xE0)) {
528 printk(KERN_INFO "%s: limit %s to UDMA4\n",
529 SCC_PATA_NAME, drive->name);
530 mask = ATA_UDMA4;
531 }
532
533 return mask;
534 }
535
536 /**
537 * setup_mmio_scc - map CTRL/BMID region
538 * @dev: PCI device we are configuring
539 * @name: device name
540 *
541 */
542
543 static int setup_mmio_scc (struct pci_dev *dev, const char *name)
544 {
545 unsigned long ctl_base = pci_resource_start(dev, 0);
546 unsigned long dma_base = pci_resource_start(dev, 1);
547 unsigned long ctl_size = pci_resource_len(dev, 0);
548 unsigned long dma_size = pci_resource_len(dev, 1);
549 void __iomem *ctl_addr;
550 void __iomem *dma_addr;
551 int i, ret;
552
553 for (i = 0; i < MAX_HWIFS; i++) {
554 if (scc_ports[i].ctl == 0)
555 break;
556 }
557 if (i >= MAX_HWIFS)
558 return -ENOMEM;
559
560 ret = pci_request_selected_regions(dev, (1 << 2) - 1, name);
561 if (ret < 0) {
562 printk(KERN_ERR "%s: can't reserve resources\n", name);
563 return ret;
564 }
565
566 if ((ctl_addr = ioremap(ctl_base, ctl_size)) == NULL)
567 goto fail_0;
568
569 if ((dma_addr = ioremap(dma_base, dma_size)) == NULL)
570 goto fail_1;
571
572 pci_set_master(dev);
573 scc_ports[i].ctl = (unsigned long)ctl_addr;
574 scc_ports[i].dma = (unsigned long)dma_addr;
575 pci_set_drvdata(dev, (void *) &scc_ports[i]);
576
577 return 1;
578
579 fail_1:
580 iounmap(ctl_addr);
581 fail_0:
582 return -ENOMEM;
583 }
584
585 static int scc_ide_setup_pci_device(struct pci_dev *dev,
586 const struct ide_port_info *d)
587 {
588 struct scc_ports *ports = pci_get_drvdata(dev);
589 struct ide_host *host;
590 hw_regs_t hw, *hws[] = { &hw, NULL, NULL, NULL };
591 int i, rc;
592
593 memset(&hw, 0, sizeof(hw));
594 for (i = 0; i <= 8; i++)
595 hw.io_ports_array[i] = ports->dma + 0x20 + i * 4;
596 hw.irq = dev->irq;
597 hw.dev = &dev->dev;
598 hw.chipset = ide_pci;
599
600 rc = ide_host_add(d, hws, &host);
601 if (rc)
602 return rc;
603
604 ports->host = host;
605
606 return 0;
607 }
608
609 /**
610 * init_setup_scc - set up an SCC PATA Controller
611 * @dev: PCI device
612 * @d: IDE port info
613 *
614 * Perform the initial set up for this device.
615 */
616
617 static int __devinit init_setup_scc(struct pci_dev *dev,
618 const struct ide_port_info *d)
619 {
620 unsigned long ctl_base;
621 unsigned long dma_base;
622 unsigned long cckctrl_port;
623 unsigned long intmask_port;
624 unsigned long mode_port;
625 unsigned long ecmode_port;
626 unsigned long dma_status_port;
627 u32 reg = 0;
628 struct scc_ports *ports;
629 int rc;
630
631 rc = pci_enable_device(dev);
632 if (rc)
633 goto end;
634
635 rc = setup_mmio_scc(dev, d->name);
636 if (rc < 0)
637 goto end;
638
639 ports = pci_get_drvdata(dev);
640 ctl_base = ports->ctl;
641 dma_base = ports->dma;
642 cckctrl_port = ctl_base + 0xff0;
643 intmask_port = dma_base + 0x010;
644 mode_port = ctl_base + 0x024;
645 ecmode_port = ctl_base + 0xf00;
646 dma_status_port = dma_base + 0x004;
647
648 /* controller initialization */
649 reg = 0;
650 out_be32((void*)cckctrl_port, reg);
651 reg |= CCKCTRL_ATACLKOEN;
652 out_be32((void*)cckctrl_port, reg);
653 reg |= CCKCTRL_LCLKEN | CCKCTRL_OCLKEN;
654 out_be32((void*)cckctrl_port, reg);
655 reg |= CCKCTRL_CRST;
656 out_be32((void*)cckctrl_port, reg);
657
658 for (;;) {
659 reg = in_be32((void*)cckctrl_port);
660 if (reg & CCKCTRL_CRST)
661 break;
662 udelay(5000);
663 }
664
665 reg |= CCKCTRL_ATARESET;
666 out_be32((void*)cckctrl_port, reg);
667
668 out_be32((void*)ecmode_port, ECMODE_VALUE);
669 out_be32((void*)mode_port, MODE_JCUSFEN);
670 out_be32((void*)intmask_port, INTMASK_MSK);
671
672 rc = scc_ide_setup_pci_device(dev, d);
673
674 end:
675 return rc;
676 }
677
678 static void scc_tf_load(ide_drive_t *drive, ide_task_t *task)
679 {
680 struct ide_io_ports *io_ports = &drive->hwif->io_ports;
681 struct ide_taskfile *tf = &task->tf;
682 u8 HIHI = (task->tf_flags & IDE_TFLAG_LBA48) ? 0xE0 : 0xEF;
683
684 if (task->tf_flags & IDE_TFLAG_FLAGGED)
685 HIHI = 0xFF;
686
687 if (task->tf_flags & IDE_TFLAG_OUT_DATA)
688 out_be32((void *)io_ports->data_addr,
689 (tf->hob_data << 8) | tf->data);
690
691 if (task->tf_flags & IDE_TFLAG_OUT_HOB_FEATURE)
692 scc_ide_outb(tf->hob_feature, io_ports->feature_addr);
693 if (task->tf_flags & IDE_TFLAG_OUT_HOB_NSECT)
694 scc_ide_outb(tf->hob_nsect, io_ports->nsect_addr);
695 if (task->tf_flags & IDE_TFLAG_OUT_HOB_LBAL)
696 scc_ide_outb(tf->hob_lbal, io_ports->lbal_addr);
697 if (task->tf_flags & IDE_TFLAG_OUT_HOB_LBAM)
698 scc_ide_outb(tf->hob_lbam, io_ports->lbam_addr);
699 if (task->tf_flags & IDE_TFLAG_OUT_HOB_LBAH)
700 scc_ide_outb(tf->hob_lbah, io_ports->lbah_addr);
701
702 if (task->tf_flags & IDE_TFLAG_OUT_FEATURE)
703 scc_ide_outb(tf->feature, io_ports->feature_addr);
704 if (task->tf_flags & IDE_TFLAG_OUT_NSECT)
705 scc_ide_outb(tf->nsect, io_ports->nsect_addr);
706 if (task->tf_flags & IDE_TFLAG_OUT_LBAL)
707 scc_ide_outb(tf->lbal, io_ports->lbal_addr);
708 if (task->tf_flags & IDE_TFLAG_OUT_LBAM)
709 scc_ide_outb(tf->lbam, io_ports->lbam_addr);
710 if (task->tf_flags & IDE_TFLAG_OUT_LBAH)
711 scc_ide_outb(tf->lbah, io_ports->lbah_addr);
712
713 if (task->tf_flags & IDE_TFLAG_OUT_DEVICE)
714 scc_ide_outb((tf->device & HIHI) | drive->select.all,
715 io_ports->device_addr);
716 }
717
718 static void scc_tf_read(ide_drive_t *drive, ide_task_t *task)
719 {
720 struct ide_io_ports *io_ports = &drive->hwif->io_ports;
721 struct ide_taskfile *tf = &task->tf;
722
723 if (task->tf_flags & IDE_TFLAG_IN_DATA) {
724 u16 data = (u16)in_be32((void *)io_ports->data_addr);
725
726 tf->data = data & 0xff;
727 tf->hob_data = (data >> 8) & 0xff;
728 }
729
730 /* be sure we're looking at the low order bits */
731 scc_ide_outb(ATA_DEVCTL_OBS & ~0x80, io_ports->ctl_addr);
732
733 if (task->tf_flags & IDE_TFLAG_IN_FEATURE)
734 tf->feature = scc_ide_inb(io_ports->feature_addr);
735 if (task->tf_flags & IDE_TFLAG_IN_NSECT)
736 tf->nsect = scc_ide_inb(io_ports->nsect_addr);
737 if (task->tf_flags & IDE_TFLAG_IN_LBAL)
738 tf->lbal = scc_ide_inb(io_ports->lbal_addr);
739 if (task->tf_flags & IDE_TFLAG_IN_LBAM)
740 tf->lbam = scc_ide_inb(io_ports->lbam_addr);
741 if (task->tf_flags & IDE_TFLAG_IN_LBAH)
742 tf->lbah = scc_ide_inb(io_ports->lbah_addr);
743 if (task->tf_flags & IDE_TFLAG_IN_DEVICE)
744 tf->device = scc_ide_inb(io_ports->device_addr);
745
746 if (task->tf_flags & IDE_TFLAG_LBA48) {
747 scc_ide_outb(ATA_DEVCTL_OBS | 0x80, io_ports->ctl_addr);
748
749 if (task->tf_flags & IDE_TFLAG_IN_HOB_FEATURE)
750 tf->hob_feature = scc_ide_inb(io_ports->feature_addr);
751 if (task->tf_flags & IDE_TFLAG_IN_HOB_NSECT)
752 tf->hob_nsect = scc_ide_inb(io_ports->nsect_addr);
753 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAL)
754 tf->hob_lbal = scc_ide_inb(io_ports->lbal_addr);
755 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAM)
756 tf->hob_lbam = scc_ide_inb(io_ports->lbam_addr);
757 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAH)
758 tf->hob_lbah = scc_ide_inb(io_ports->lbah_addr);
759 }
760 }
761
762 static void scc_input_data(ide_drive_t *drive, struct request *rq,
763 void *buf, unsigned int len)
764 {
765 unsigned long data_addr = drive->hwif->io_ports.data_addr;
766
767 len++;
768
769 if (drive->io_32bit) {
770 scc_ide_insl(data_addr, buf, len / 4);
771
772 if ((len & 3) >= 2)
773 scc_ide_insw(data_addr, (u8 *)buf + (len & ~3), 1);
774 } else
775 scc_ide_insw(data_addr, buf, len / 2);
776 }
777
778 static void scc_output_data(ide_drive_t *drive, struct request *rq,
779 void *buf, unsigned int len)
780 {
781 unsigned long data_addr = drive->hwif->io_ports.data_addr;
782
783 len++;
784
785 if (drive->io_32bit) {
786 scc_ide_outsl(data_addr, buf, len / 4);
787
788 if ((len & 3) >= 2)
789 scc_ide_outsw(data_addr, (u8 *)buf + (len & ~3), 1);
790 } else
791 scc_ide_outsw(data_addr, buf, len / 2);
792 }
793
794 /**
795 * init_mmio_iops_scc - set up the iops for MMIO
796 * @hwif: interface to set up
797 *
798 */
799
800 static void __devinit init_mmio_iops_scc(ide_hwif_t *hwif)
801 {
802 struct pci_dev *dev = to_pci_dev(hwif->dev);
803 struct scc_ports *ports = pci_get_drvdata(dev);
804 unsigned long dma_base = ports->dma;
805
806 ide_set_hwifdata(hwif, ports);
807
808 hwif->dma_base = dma_base;
809 hwif->config_data = ports->ctl;
810 }
811
812 /**
813 * init_iops_scc - set up iops
814 * @hwif: interface to set up
815 *
816 * Do the basic setup for the SCC hardware interface
817 * and then do the MMIO setup.
818 */
819
820 static void __devinit init_iops_scc(ide_hwif_t *hwif)
821 {
822 struct pci_dev *dev = to_pci_dev(hwif->dev);
823
824 hwif->hwif_data = NULL;
825 if (pci_get_drvdata(dev) == NULL)
826 return;
827 init_mmio_iops_scc(hwif);
828 }
829
830 static u8 scc_cable_detect(ide_hwif_t *hwif)
831 {
832 return ATA_CBL_PATA80;
833 }
834
835 /**
836 * init_hwif_scc - set up hwif
837 * @hwif: interface to set up
838 *
839 * We do the basic set up of the interface structure. The SCC
840 * requires several custom handlers so we override the default
841 * ide DMA handlers appropriately.
842 */
843
844 static void __devinit init_hwif_scc(ide_hwif_t *hwif)
845 {
846 struct scc_ports *ports = ide_get_hwifdata(hwif);
847
848 /* PTERADD */
849 out_be32((void __iomem *)(hwif->dma_base + 0x018), hwif->dmatable_dma);
850
851 if (in_be32((void __iomem *)(hwif->config_data + 0xff0)) & CCKCTRL_ATACLKOEN)
852 hwif->ultra_mask = ATA_UDMA6; /* 133MHz */
853 else
854 hwif->ultra_mask = ATA_UDMA5; /* 100MHz */
855 }
856
857 static const struct ide_tp_ops scc_tp_ops = {
858 .exec_command = scc_exec_command,
859 .read_status = scc_read_status,
860 .read_altstatus = scc_read_altstatus,
861 .read_sff_dma_status = scc_read_sff_dma_status,
862
863 .set_irq = scc_set_irq,
864
865 .tf_load = scc_tf_load,
866 .tf_read = scc_tf_read,
867
868 .input_data = scc_input_data,
869 .output_data = scc_output_data,
870 };
871
872 static const struct ide_port_ops scc_port_ops = {
873 .set_pio_mode = scc_set_pio_mode,
874 .set_dma_mode = scc_set_dma_mode,
875 .udma_filter = scc_udma_filter,
876 .cable_detect = scc_cable_detect,
877 };
878
879 static const struct ide_dma_ops scc_dma_ops = {
880 .dma_host_set = scc_dma_host_set,
881 .dma_setup = scc_dma_setup,
882 .dma_exec_cmd = ide_dma_exec_cmd,
883 .dma_start = scc_dma_start,
884 .dma_end = scc_dma_end,
885 .dma_test_irq = scc_dma_test_irq,
886 .dma_lost_irq = ide_dma_lost_irq,
887 .dma_timeout = ide_dma_timeout,
888 };
889
890 #define DECLARE_SCC_DEV(name_str) \
891 { \
892 .name = name_str, \
893 .init_iops = init_iops_scc, \
894 .init_hwif = init_hwif_scc, \
895 .tp_ops = &scc_tp_ops, \
896 .port_ops = &scc_port_ops, \
897 .dma_ops = &scc_dma_ops, \
898 .host_flags = IDE_HFLAG_SINGLE, \
899 .pio_mask = ATA_PIO4, \
900 }
901
902 static const struct ide_port_info scc_chipsets[] __devinitdata = {
903 /* 0 */ DECLARE_SCC_DEV("sccIDE"),
904 };
905
906 /**
907 * scc_init_one - pci layer discovery entry
908 * @dev: PCI device
909 * @id: ident table entry
910 *
911 * Called by the PCI code when it finds an SCC PATA controller.
912 * We then use the IDE PCI generic helper to do most of the work.
913 */
914
915 static int __devinit scc_init_one(struct pci_dev *dev, const struct pci_device_id *id)
916 {
917 return init_setup_scc(dev, &scc_chipsets[id->driver_data]);
918 }
919
920 /**
921 * scc_remove - pci layer remove entry
922 * @dev: PCI device
923 *
924 * Called by the PCI code when it removes an SCC PATA controller.
925 */
926
927 static void __devexit scc_remove(struct pci_dev *dev)
928 {
929 struct scc_ports *ports = pci_get_drvdata(dev);
930 struct ide_host *host = ports->host;
931 ide_hwif_t *hwif = host->ports[0];
932
933 if (hwif->dmatable_cpu) {
934 pci_free_consistent(dev, PRD_ENTRIES * PRD_BYTES,
935 hwif->dmatable_cpu, hwif->dmatable_dma);
936 hwif->dmatable_cpu = NULL;
937 }
938
939 ide_host_remove(host);
940
941 iounmap((void*)ports->dma);
942 iounmap((void*)ports->ctl);
943 pci_release_selected_regions(dev, (1 << 2) - 1);
944 memset(ports, 0, sizeof(*ports));
945 }
946
947 static const struct pci_device_id scc_pci_tbl[] = {
948 { PCI_VDEVICE(TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_SCC_ATA), 0 },
949 { 0, },
950 };
951 MODULE_DEVICE_TABLE(pci, scc_pci_tbl);
952
953 static struct pci_driver driver = {
954 .name = "SCC IDE",
955 .id_table = scc_pci_tbl,
956 .probe = scc_init_one,
957 .remove = scc_remove,
958 };
959
960 static int scc_ide_init(void)
961 {
962 return ide_pci_register_driver(&driver);
963 }
964
965 module_init(scc_ide_init);
966 /* -- No exit code?
967 static void scc_ide_exit(void)
968 {
969 ide_pci_unregister_driver(&driver);
970 }
971 module_exit(scc_ide_exit);
972 */
973
974
975 MODULE_DESCRIPTION("PCI driver module for Toshiba SCC IDE");
976 MODULE_LICENSE("GPL");
Support for the Chinese Samsung S3C2440 based development boards