[WATCHDOG] change s3c2410_wdt to using dev_() macros for output
[linux-2.6/mini2440.git] / drivers / media / video / ov7670.c
blob03bc369a9e49a70ebeccaea96eadc15921587017
1 /*
2 * A V4L2 driver for OmniVision OV7670 cameras.
4 * Copyright 2006 One Laptop Per Child Association, Inc. Written
5 * by Jonathan Corbet with substantial inspiration from Mark
6 * McClelland's ovcamchip code.
8 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
10 * This file may be distributed under the terms of the GNU General
11 * Public License, version 2.
13 #include <linux/init.h>
14 #include <linux/module.h>
15 #include <linux/moduleparam.h>
16 #include <linux/slab.h>
17 #include <linux/delay.h>
18 #include <linux/videodev.h>
19 #include <media/v4l2-common.h>
20 #include <media/v4l2-chip-ident.h>
21 #include <linux/i2c.h>
24 MODULE_AUTHOR("Jonathan Corbet <corbet@lwn.net>");
25 MODULE_DESCRIPTION("A low-level driver for OmniVision ov7670 sensors");
26 MODULE_LICENSE("GPL");
29 * Basic window sizes. These probably belong somewhere more globally
30 * useful.
32 #define VGA_WIDTH 640
33 #define VGA_HEIGHT 480
34 #define QVGA_WIDTH 320
35 #define QVGA_HEIGHT 240
36 #define CIF_WIDTH 352
37 #define CIF_HEIGHT 288
38 #define QCIF_WIDTH 176
39 #define QCIF_HEIGHT 144
42 * Our nominal (default) frame rate.
44 #define OV7670_FRAME_RATE 30
47 * The 7670 sits on i2c with ID 0x42
49 #define OV7670_I2C_ADDR 0x42
51 /* Registers */
52 #define REG_GAIN 0x00 /* Gain lower 8 bits (rest in vref) */
53 #define REG_BLUE 0x01 /* blue gain */
54 #define REG_RED 0x02 /* red gain */
55 #define REG_VREF 0x03 /* Pieces of GAIN, VSTART, VSTOP */
56 #define REG_COM1 0x04 /* Control 1 */
57 #define COM1_CCIR656 0x40 /* CCIR656 enable */
58 #define REG_BAVE 0x05 /* U/B Average level */
59 #define REG_GbAVE 0x06 /* Y/Gb Average level */
60 #define REG_AECHH 0x07 /* AEC MS 5 bits */
61 #define REG_RAVE 0x08 /* V/R Average level */
62 #define REG_COM2 0x09 /* Control 2 */
63 #define COM2_SSLEEP 0x10 /* Soft sleep mode */
64 #define REG_PID 0x0a /* Product ID MSB */
65 #define REG_VER 0x0b /* Product ID LSB */
66 #define REG_COM3 0x0c /* Control 3 */
67 #define COM3_SWAP 0x40 /* Byte swap */
68 #define COM3_SCALEEN 0x08 /* Enable scaling */
69 #define COM3_DCWEN 0x04 /* Enable downsamp/crop/window */
70 #define REG_COM4 0x0d /* Control 4 */
71 #define REG_COM5 0x0e /* All "reserved" */
72 #define REG_COM6 0x0f /* Control 6 */
73 #define REG_AECH 0x10 /* More bits of AEC value */
74 #define REG_CLKRC 0x11 /* Clocl control */
75 #define CLK_EXT 0x40 /* Use external clock directly */
76 #define CLK_SCALE 0x3f /* Mask for internal clock scale */
77 #define REG_COM7 0x12 /* Control 7 */
78 #define COM7_RESET 0x80 /* Register reset */
79 #define COM7_FMT_MASK 0x38
80 #define COM7_FMT_VGA 0x00
81 #define COM7_FMT_CIF 0x20 /* CIF format */
82 #define COM7_FMT_QVGA 0x10 /* QVGA format */
83 #define COM7_FMT_QCIF 0x08 /* QCIF format */
84 #define COM7_RGB 0x04 /* bits 0 and 2 - RGB format */
85 #define COM7_YUV 0x00 /* YUV */
86 #define COM7_BAYER 0x01 /* Bayer format */
87 #define COM7_PBAYER 0x05 /* "Processed bayer" */
88 #define REG_COM8 0x13 /* Control 8 */
89 #define COM8_FASTAEC 0x80 /* Enable fast AGC/AEC */
90 #define COM8_AECSTEP 0x40 /* Unlimited AEC step size */
91 #define COM8_BFILT 0x20 /* Band filter enable */
92 #define COM8_AGC 0x04 /* Auto gain enable */
93 #define COM8_AWB 0x02 /* White balance enable */
94 #define COM8_AEC 0x01 /* Auto exposure enable */
95 #define REG_COM9 0x14 /* Control 9 - gain ceiling */
96 #define REG_COM10 0x15 /* Control 10 */
97 #define COM10_HSYNC 0x40 /* HSYNC instead of HREF */
98 #define COM10_PCLK_HB 0x20 /* Suppress PCLK on horiz blank */
99 #define COM10_HREF_REV 0x08 /* Reverse HREF */
100 #define COM10_VS_LEAD 0x04 /* VSYNC on clock leading edge */
101 #define COM10_VS_NEG 0x02 /* VSYNC negative */
102 #define COM10_HS_NEG 0x01 /* HSYNC negative */
103 #define REG_HSTART 0x17 /* Horiz start high bits */
104 #define REG_HSTOP 0x18 /* Horiz stop high bits */
105 #define REG_VSTART 0x19 /* Vert start high bits */
106 #define REG_VSTOP 0x1a /* Vert stop high bits */
107 #define REG_PSHFT 0x1b /* Pixel delay after HREF */
108 #define REG_MIDH 0x1c /* Manuf. ID high */
109 #define REG_MIDL 0x1d /* Manuf. ID low */
110 #define REG_MVFP 0x1e /* Mirror / vflip */
111 #define MVFP_MIRROR 0x20 /* Mirror image */
112 #define MVFP_FLIP 0x10 /* Vertical flip */
114 #define REG_AEW 0x24 /* AGC upper limit */
115 #define REG_AEB 0x25 /* AGC lower limit */
116 #define REG_VPT 0x26 /* AGC/AEC fast mode op region */
117 #define REG_HSYST 0x30 /* HSYNC rising edge delay */
118 #define REG_HSYEN 0x31 /* HSYNC falling edge delay */
119 #define REG_HREF 0x32 /* HREF pieces */
120 #define REG_TSLB 0x3a /* lots of stuff */
121 #define TSLB_YLAST 0x04 /* UYVY or VYUY - see com13 */
122 #define REG_COM11 0x3b /* Control 11 */
123 #define COM11_NIGHT 0x80 /* NIght mode enable */
124 #define COM11_NMFR 0x60 /* Two bit NM frame rate */
125 #define COM11_HZAUTO 0x10 /* Auto detect 50/60 Hz */
126 #define COM11_50HZ 0x08 /* Manual 50Hz select */
127 #define COM11_EXP 0x02
128 #define REG_COM12 0x3c /* Control 12 */
129 #define COM12_HREF 0x80 /* HREF always */
130 #define REG_COM13 0x3d /* Control 13 */
131 #define COM13_GAMMA 0x80 /* Gamma enable */
132 #define COM13_UVSAT 0x40 /* UV saturation auto adjustment */
133 #define COM13_UVSWAP 0x01 /* V before U - w/TSLB */
134 #define REG_COM14 0x3e /* Control 14 */
135 #define COM14_DCWEN 0x10 /* DCW/PCLK-scale enable */
136 #define REG_EDGE 0x3f /* Edge enhancement factor */
137 #define REG_COM15 0x40 /* Control 15 */
138 #define COM15_R10F0 0x00 /* Data range 10 to F0 */
139 #define COM15_R01FE 0x80 /* 01 to FE */
140 #define COM15_R00FF 0xc0 /* 00 to FF */
141 #define COM15_RGB565 0x10 /* RGB565 output */
142 #define COM15_RGB555 0x30 /* RGB555 output */
143 #define REG_COM16 0x41 /* Control 16 */
144 #define COM16_AWBGAIN 0x08 /* AWB gain enable */
145 #define REG_COM17 0x42 /* Control 17 */
146 #define COM17_AECWIN 0xc0 /* AEC window - must match COM4 */
147 #define COM17_CBAR 0x08 /* DSP Color bar */
150 * This matrix defines how the colors are generated, must be
151 * tweaked to adjust hue and saturation.
153 * Order: v-red, v-green, v-blue, u-red, u-green, u-blue
155 * They are nine-bit signed quantities, with the sign bit
156 * stored in 0x58. Sign for v-red is bit 0, and up from there.
158 #define REG_CMATRIX_BASE 0x4f
159 #define CMATRIX_LEN 6
160 #define REG_CMATRIX_SIGN 0x58
163 #define REG_BRIGHT 0x55 /* Brightness */
164 #define REG_CONTRAS 0x56 /* Contrast control */
166 #define REG_GFIX 0x69 /* Fix gain control */
168 #define REG_REG76 0x76 /* OV's name */
169 #define R76_BLKPCOR 0x80 /* Black pixel correction enable */
170 #define R76_WHTPCOR 0x40 /* White pixel correction enable */
172 #define REG_RGB444 0x8c /* RGB 444 control */
173 #define R444_ENABLE 0x02 /* Turn on RGB444, overrides 5x5 */
174 #define R444_RGBX 0x01 /* Empty nibble at end */
176 #define REG_HAECC1 0x9f /* Hist AEC/AGC control 1 */
177 #define REG_HAECC2 0xa0 /* Hist AEC/AGC control 2 */
179 #define REG_BD50MAX 0xa5 /* 50hz banding step limit */
180 #define REG_HAECC3 0xa6 /* Hist AEC/AGC control 3 */
181 #define REG_HAECC4 0xa7 /* Hist AEC/AGC control 4 */
182 #define REG_HAECC5 0xa8 /* Hist AEC/AGC control 5 */
183 #define REG_HAECC6 0xa9 /* Hist AEC/AGC control 6 */
184 #define REG_HAECC7 0xaa /* Hist AEC/AGC control 7 */
185 #define REG_BD60MAX 0xab /* 60hz banding step limit */
189 * Information we maintain about a known sensor.
191 struct ov7670_format_struct; /* coming later */
192 struct ov7670_info {
193 struct ov7670_format_struct *fmt; /* Current format */
194 unsigned char sat; /* Saturation value */
195 int hue; /* Hue value */
202 * The default register settings, as obtained from OmniVision. There
203 * is really no making sense of most of these - lots of "reserved" values
204 * and such.
206 * These settings give VGA YUYV.
209 struct regval_list {
210 unsigned char reg_num;
211 unsigned char value;
214 static struct regval_list ov7670_default_regs[] = {
215 { REG_COM7, COM7_RESET },
217 * Clock scale: 3 = 15fps
218 * 2 = 20fps
219 * 1 = 30fps
221 { REG_CLKRC, 0x1 }, /* OV: clock scale (30 fps) */
222 { REG_TSLB, 0x04 }, /* OV */
223 { REG_COM7, 0 }, /* VGA */
225 * Set the hardware window. These values from OV don't entirely
226 * make sense - hstop is less than hstart. But they work...
228 { REG_HSTART, 0x13 }, { REG_HSTOP, 0x01 },
229 { REG_HREF, 0xb6 }, { REG_VSTART, 0x02 },
230 { REG_VSTOP, 0x7a }, { REG_VREF, 0x0a },
232 { REG_COM3, 0 }, { REG_COM14, 0 },
233 /* Mystery scaling numbers */
234 { 0x70, 0x3a }, { 0x71, 0x35 },
235 { 0x72, 0x11 }, { 0x73, 0xf0 },
236 { 0xa2, 0x02 }, { REG_COM10, 0x0 },
238 /* Gamma curve values */
239 { 0x7a, 0x20 }, { 0x7b, 0x10 },
240 { 0x7c, 0x1e }, { 0x7d, 0x35 },
241 { 0x7e, 0x5a }, { 0x7f, 0x69 },
242 { 0x80, 0x76 }, { 0x81, 0x80 },
243 { 0x82, 0x88 }, { 0x83, 0x8f },
244 { 0x84, 0x96 }, { 0x85, 0xa3 },
245 { 0x86, 0xaf }, { 0x87, 0xc4 },
246 { 0x88, 0xd7 }, { 0x89, 0xe8 },
248 /* AGC and AEC parameters. Note we start by disabling those features,
249 then turn them only after tweaking the values. */
250 { REG_COM8, COM8_FASTAEC | COM8_AECSTEP | COM8_BFILT },
251 { REG_GAIN, 0 }, { REG_AECH, 0 },
252 { REG_COM4, 0x40 }, /* magic reserved bit */
253 { REG_COM9, 0x18 }, /* 4x gain + magic rsvd bit */
254 { REG_BD50MAX, 0x05 }, { REG_BD60MAX, 0x07 },
255 { REG_AEW, 0x95 }, { REG_AEB, 0x33 },
256 { REG_VPT, 0xe3 }, { REG_HAECC1, 0x78 },
257 { REG_HAECC2, 0x68 }, { 0xa1, 0x03 }, /* magic */
258 { REG_HAECC3, 0xd8 }, { REG_HAECC4, 0xd8 },
259 { REG_HAECC5, 0xf0 }, { REG_HAECC6, 0x90 },
260 { REG_HAECC7, 0x94 },
261 { REG_COM8, COM8_FASTAEC|COM8_AECSTEP|COM8_BFILT|COM8_AGC|COM8_AEC },
263 /* Almost all of these are magic "reserved" values. */
264 { REG_COM5, 0x61 }, { REG_COM6, 0x4b },
265 { 0x16, 0x02 }, { REG_MVFP, 0x07 },
266 { 0x21, 0x02 }, { 0x22, 0x91 },
267 { 0x29, 0x07 }, { 0x33, 0x0b },
268 { 0x35, 0x0b }, { 0x37, 0x1d },
269 { 0x38, 0x71 }, { 0x39, 0x2a },
270 { REG_COM12, 0x78 }, { 0x4d, 0x40 },
271 { 0x4e, 0x20 }, { REG_GFIX, 0 },
272 { 0x6b, 0x4a }, { 0x74, 0x10 },
273 { 0x8d, 0x4f }, { 0x8e, 0 },
274 { 0x8f, 0 }, { 0x90, 0 },
275 { 0x91, 0 }, { 0x96, 0 },
276 { 0x9a, 0 }, { 0xb0, 0x84 },
277 { 0xb1, 0x0c }, { 0xb2, 0x0e },
278 { 0xb3, 0x82 }, { 0xb8, 0x0a },
280 /* More reserved magic, some of which tweaks white balance */
281 { 0x43, 0x0a }, { 0x44, 0xf0 },
282 { 0x45, 0x34 }, { 0x46, 0x58 },
283 { 0x47, 0x28 }, { 0x48, 0x3a },
284 { 0x59, 0x88 }, { 0x5a, 0x88 },
285 { 0x5b, 0x44 }, { 0x5c, 0x67 },
286 { 0x5d, 0x49 }, { 0x5e, 0x0e },
287 { 0x6c, 0x0a }, { 0x6d, 0x55 },
288 { 0x6e, 0x11 }, { 0x6f, 0x9f }, /* "9e for advance AWB" */
289 { 0x6a, 0x40 }, { REG_BLUE, 0x40 },
290 { REG_RED, 0x60 },
291 { REG_COM8, COM8_FASTAEC|COM8_AECSTEP|COM8_BFILT|COM8_AGC|COM8_AEC|COM8_AWB },
293 /* Matrix coefficients */
294 { 0x4f, 0x80 }, { 0x50, 0x80 },
295 { 0x51, 0 }, { 0x52, 0x22 },
296 { 0x53, 0x5e }, { 0x54, 0x80 },
297 { 0x58, 0x9e },
299 { REG_COM16, COM16_AWBGAIN }, { REG_EDGE, 0 },
300 { 0x75, 0x05 }, { 0x76, 0xe1 },
301 { 0x4c, 0 }, { 0x77, 0x01 },
302 { REG_COM13, 0xc3 }, { 0x4b, 0x09 },
303 { 0xc9, 0x60 }, { REG_COM16, 0x38 },
304 { 0x56, 0x40 },
306 { 0x34, 0x11 }, { REG_COM11, COM11_EXP|COM11_HZAUTO },
307 { 0xa4, 0x88 }, { 0x96, 0 },
308 { 0x97, 0x30 }, { 0x98, 0x20 },
309 { 0x99, 0x30 }, { 0x9a, 0x84 },
310 { 0x9b, 0x29 }, { 0x9c, 0x03 },
311 { 0x9d, 0x4c }, { 0x9e, 0x3f },
312 { 0x78, 0x04 },
314 /* Extra-weird stuff. Some sort of multiplexor register */
315 { 0x79, 0x01 }, { 0xc8, 0xf0 },
316 { 0x79, 0x0f }, { 0xc8, 0x00 },
317 { 0x79, 0x10 }, { 0xc8, 0x7e },
318 { 0x79, 0x0a }, { 0xc8, 0x80 },
319 { 0x79, 0x0b }, { 0xc8, 0x01 },
320 { 0x79, 0x0c }, { 0xc8, 0x0f },
321 { 0x79, 0x0d }, { 0xc8, 0x20 },
322 { 0x79, 0x09 }, { 0xc8, 0x80 },
323 { 0x79, 0x02 }, { 0xc8, 0xc0 },
324 { 0x79, 0x03 }, { 0xc8, 0x40 },
325 { 0x79, 0x05 }, { 0xc8, 0x30 },
326 { 0x79, 0x26 },
328 { 0xff, 0xff }, /* END MARKER */
333 * Here we'll try to encapsulate the changes for just the output
334 * video format.
336 * RGB656 and YUV422 come from OV; RGB444 is homebrewed.
338 * IMPORTANT RULE: the first entry must be for COM7, see ov7670_s_fmt for why.
342 static struct regval_list ov7670_fmt_yuv422[] = {
343 { REG_COM7, 0x0 }, /* Selects YUV mode */
344 { REG_RGB444, 0 }, /* No RGB444 please */
345 { REG_COM1, 0 },
346 { REG_COM15, COM15_R00FF },
347 { REG_COM9, 0x18 }, /* 4x gain ceiling; 0x8 is reserved bit */
348 { 0x4f, 0x80 }, /* "matrix coefficient 1" */
349 { 0x50, 0x80 }, /* "matrix coefficient 2" */
350 { 0x51, 0 }, /* vb */
351 { 0x52, 0x22 }, /* "matrix coefficient 4" */
352 { 0x53, 0x5e }, /* "matrix coefficient 5" */
353 { 0x54, 0x80 }, /* "matrix coefficient 6" */
354 { REG_COM13, COM13_GAMMA|COM13_UVSAT },
355 { 0xff, 0xff },
358 static struct regval_list ov7670_fmt_rgb565[] = {
359 { REG_COM7, COM7_RGB }, /* Selects RGB mode */
360 { REG_RGB444, 0 }, /* No RGB444 please */
361 { REG_COM1, 0x0 },
362 { REG_COM15, COM15_RGB565 },
363 { REG_COM9, 0x38 }, /* 16x gain ceiling; 0x8 is reserved bit */
364 { 0x4f, 0xb3 }, /* "matrix coefficient 1" */
365 { 0x50, 0xb3 }, /* "matrix coefficient 2" */
366 { 0x51, 0 }, /* vb */
367 { 0x52, 0x3d }, /* "matrix coefficient 4" */
368 { 0x53, 0xa7 }, /* "matrix coefficient 5" */
369 { 0x54, 0xe4 }, /* "matrix coefficient 6" */
370 { REG_COM13, COM13_GAMMA|COM13_UVSAT },
371 { 0xff, 0xff },
374 static struct regval_list ov7670_fmt_rgb444[] = {
375 { REG_COM7, COM7_RGB }, /* Selects RGB mode */
376 { REG_RGB444, R444_ENABLE }, /* Enable xxxxrrrr ggggbbbb */
377 { REG_COM1, 0x40 }, /* Magic reserved bit */
378 { REG_COM15, COM15_R01FE|COM15_RGB565 }, /* Data range needed? */
379 { REG_COM9, 0x38 }, /* 16x gain ceiling; 0x8 is reserved bit */
380 { 0x4f, 0xb3 }, /* "matrix coefficient 1" */
381 { 0x50, 0xb3 }, /* "matrix coefficient 2" */
382 { 0x51, 0 }, /* vb */
383 { 0x52, 0x3d }, /* "matrix coefficient 4" */
384 { 0x53, 0xa7 }, /* "matrix coefficient 5" */
385 { 0x54, 0xe4 }, /* "matrix coefficient 6" */
386 { REG_COM13, COM13_GAMMA|COM13_UVSAT|0x2 }, /* Magic rsvd bit */
387 { 0xff, 0xff },
390 static struct regval_list ov7670_fmt_raw[] = {
391 { REG_COM7, COM7_BAYER },
392 { REG_COM13, 0x08 }, /* No gamma, magic rsvd bit */
393 { REG_COM16, 0x3d }, /* Edge enhancement, denoise */
394 { REG_REG76, 0xe1 }, /* Pix correction, magic rsvd */
395 { 0xff, 0xff },
401 * Low-level register I/O.
404 static int ov7670_read(struct i2c_client *c, unsigned char reg,
405 unsigned char *value)
407 int ret;
409 ret = i2c_smbus_read_byte_data(c, reg);
410 if (ret >= 0)
411 *value = (unsigned char) ret;
412 return ret;
416 static int ov7670_write(struct i2c_client *c, unsigned char reg,
417 unsigned char value)
419 return i2c_smbus_write_byte_data(c, reg, value);
424 * Write a list of register settings; ff/ff stops the process.
426 static int ov7670_write_array(struct i2c_client *c, struct regval_list *vals)
428 while (vals->reg_num != 0xff || vals->value != 0xff) {
429 int ret = ov7670_write(c, vals->reg_num, vals->value);
430 if (ret < 0)
431 return ret;
432 vals++;
434 return 0;
439 * Stuff that knows about the sensor.
441 static void ov7670_reset(struct i2c_client *client)
443 ov7670_write(client, REG_COM7, COM7_RESET);
444 msleep(1);
448 static int ov7670_init(struct i2c_client *client)
450 return ov7670_write_array(client, ov7670_default_regs);
455 static int ov7670_detect(struct i2c_client *client)
457 unsigned char v;
458 int ret;
460 ret = ov7670_init(client);
461 if (ret < 0)
462 return ret;
463 ret = ov7670_read(client, REG_MIDH, &v);
464 if (ret < 0)
465 return ret;
466 if (v != 0x7f) /* OV manuf. id. */
467 return -ENODEV;
468 ret = ov7670_read(client, REG_MIDL, &v);
469 if (ret < 0)
470 return ret;
471 if (v != 0xa2)
472 return -ENODEV;
474 * OK, we know we have an OmniVision chip...but which one?
476 ret = ov7670_read(client, REG_PID, &v);
477 if (ret < 0)
478 return ret;
479 if (v != 0x76) /* PID + VER = 0x76 / 0x73 */
480 return -ENODEV;
481 ret = ov7670_read(client, REG_VER, &v);
482 if (ret < 0)
483 return ret;
484 if (v != 0x73) /* PID + VER = 0x76 / 0x73 */
485 return -ENODEV;
486 return 0;
491 * Store information about the video data format. The color matrix
492 * is deeply tied into the format, so keep the relevant values here.
493 * The magic matrix nubmers come from OmniVision.
495 static struct ov7670_format_struct {
496 __u8 *desc;
497 __u32 pixelformat;
498 struct regval_list *regs;
499 int cmatrix[CMATRIX_LEN];
500 int bpp; /* Bytes per pixel */
501 } ov7670_formats[] = {
503 .desc = "YUYV 4:2:2",
504 .pixelformat = V4L2_PIX_FMT_YUYV,
505 .regs = ov7670_fmt_yuv422,
506 .cmatrix = { 128, -128, 0, -34, -94, 128 },
507 .bpp = 2,
510 .desc = "RGB 444",
511 .pixelformat = V4L2_PIX_FMT_RGB444,
512 .regs = ov7670_fmt_rgb444,
513 .cmatrix = { 179, -179, 0, -61, -176, 228 },
514 .bpp = 2,
517 .desc = "RGB 565",
518 .pixelformat = V4L2_PIX_FMT_RGB565,
519 .regs = ov7670_fmt_rgb565,
520 .cmatrix = { 179, -179, 0, -61, -176, 228 },
521 .bpp = 2,
524 .desc = "Raw RGB Bayer",
525 .pixelformat = V4L2_PIX_FMT_SBGGR8,
526 .regs = ov7670_fmt_raw,
527 .cmatrix = { 0, 0, 0, 0, 0, 0 },
528 .bpp = 1
531 #define N_OV7670_FMTS ARRAY_SIZE(ov7670_formats)
535 * Then there is the issue of window sizes. Try to capture the info here.
539 * QCIF mode is done (by OV) in a very strange way - it actually looks like
540 * VGA with weird scaling options - they do *not* use the canned QCIF mode
541 * which is allegedly provided by the sensor. So here's the weird register
542 * settings.
544 static struct regval_list ov7670_qcif_regs[] = {
545 { REG_COM3, COM3_SCALEEN|COM3_DCWEN },
546 { REG_COM3, COM3_DCWEN },
547 { REG_COM14, COM14_DCWEN | 0x01},
548 { 0x73, 0xf1 },
549 { 0xa2, 0x52 },
550 { 0x7b, 0x1c },
551 { 0x7c, 0x28 },
552 { 0x7d, 0x3c },
553 { 0x7f, 0x69 },
554 { REG_COM9, 0x38 },
555 { 0xa1, 0x0b },
556 { 0x74, 0x19 },
557 { 0x9a, 0x80 },
558 { 0x43, 0x14 },
559 { REG_COM13, 0xc0 },
560 { 0xff, 0xff },
563 static struct ov7670_win_size {
564 int width;
565 int height;
566 unsigned char com7_bit;
567 int hstart; /* Start/stop values for the camera. Note */
568 int hstop; /* that they do not always make complete */
569 int vstart; /* sense to humans, but evidently the sensor */
570 int vstop; /* will do the right thing... */
571 struct regval_list *regs; /* Regs to tweak */
572 /* h/vref stuff */
573 } ov7670_win_sizes[] = {
574 /* VGA */
576 .width = VGA_WIDTH,
577 .height = VGA_HEIGHT,
578 .com7_bit = COM7_FMT_VGA,
579 .hstart = 158, /* These values from */
580 .hstop = 14, /* Omnivision */
581 .vstart = 10,
582 .vstop = 490,
583 .regs = NULL,
585 /* CIF */
587 .width = CIF_WIDTH,
588 .height = CIF_HEIGHT,
589 .com7_bit = COM7_FMT_CIF,
590 .hstart = 170, /* Empirically determined */
591 .hstop = 90,
592 .vstart = 14,
593 .vstop = 494,
594 .regs = NULL,
596 /* QVGA */
598 .width = QVGA_WIDTH,
599 .height = QVGA_HEIGHT,
600 .com7_bit = COM7_FMT_QVGA,
601 .hstart = 164, /* Empirically determined */
602 .hstop = 20,
603 .vstart = 14,
604 .vstop = 494,
605 .regs = NULL,
607 /* QCIF */
609 .width = QCIF_WIDTH,
610 .height = QCIF_HEIGHT,
611 .com7_bit = COM7_FMT_VGA, /* see comment above */
612 .hstart = 456, /* Empirically determined */
613 .hstop = 24,
614 .vstart = 14,
615 .vstop = 494,
616 .regs = ov7670_qcif_regs,
620 #define N_WIN_SIZES (sizeof(ov7670_win_sizes)/sizeof(ov7670_win_sizes[0]))
624 * Store a set of start/stop values into the camera.
626 static int ov7670_set_hw(struct i2c_client *client, int hstart, int hstop,
627 int vstart, int vstop)
629 int ret;
630 unsigned char v;
632 * Horizontal: 11 bits, top 8 live in hstart and hstop. Bottom 3 of
633 * hstart are in href[2:0], bottom 3 of hstop in href[5:3]. There is
634 * a mystery "edge offset" value in the top two bits of href.
636 ret = ov7670_write(client, REG_HSTART, (hstart >> 3) & 0xff);
637 ret += ov7670_write(client, REG_HSTOP, (hstop >> 3) & 0xff);
638 ret += ov7670_read(client, REG_HREF, &v);
639 v = (v & 0xc0) | ((hstop & 0x7) << 3) | (hstart & 0x7);
640 msleep(10);
641 ret += ov7670_write(client, REG_HREF, v);
643 * Vertical: similar arrangement, but only 10 bits.
645 ret += ov7670_write(client, REG_VSTART, (vstart >> 2) & 0xff);
646 ret += ov7670_write(client, REG_VSTOP, (vstop >> 2) & 0xff);
647 ret += ov7670_read(client, REG_VREF, &v);
648 v = (v & 0xf0) | ((vstop & 0x3) << 2) | (vstart & 0x3);
649 msleep(10);
650 ret += ov7670_write(client, REG_VREF, v);
651 return ret;
655 static int ov7670_enum_fmt(struct i2c_client *c, struct v4l2_fmtdesc *fmt)
657 struct ov7670_format_struct *ofmt;
659 if (fmt->index >= N_OV7670_FMTS)
660 return -EINVAL;
662 ofmt = ov7670_formats + fmt->index;
663 fmt->flags = 0;
664 strcpy(fmt->description, ofmt->desc);
665 fmt->pixelformat = ofmt->pixelformat;
666 return 0;
670 static int ov7670_try_fmt(struct i2c_client *c, struct v4l2_format *fmt,
671 struct ov7670_format_struct **ret_fmt,
672 struct ov7670_win_size **ret_wsize)
674 int index;
675 struct ov7670_win_size *wsize;
676 struct v4l2_pix_format *pix = &fmt->fmt.pix;
678 for (index = 0; index < N_OV7670_FMTS; index++)
679 if (ov7670_formats[index].pixelformat == pix->pixelformat)
680 break;
681 if (index >= N_OV7670_FMTS)
682 return -EINVAL;
683 if (ret_fmt != NULL)
684 *ret_fmt = ov7670_formats + index;
686 * Fields: the OV devices claim to be progressive.
688 if (pix->field == V4L2_FIELD_ANY)
689 pix->field = V4L2_FIELD_NONE;
690 else if (pix->field != V4L2_FIELD_NONE)
691 return -EINVAL;
693 * Round requested image size down to the nearest
694 * we support, but not below the smallest.
696 for (wsize = ov7670_win_sizes; wsize < ov7670_win_sizes + N_WIN_SIZES;
697 wsize++)
698 if (pix->width >= wsize->width && pix->height >= wsize->height)
699 break;
700 if (wsize >= ov7670_win_sizes + N_WIN_SIZES)
701 wsize--; /* Take the smallest one */
702 if (ret_wsize != NULL)
703 *ret_wsize = wsize;
705 * Note the size we'll actually handle.
707 pix->width = wsize->width;
708 pix->height = wsize->height;
709 pix->bytesperline = pix->width*ov7670_formats[index].bpp;
710 pix->sizeimage = pix->height*pix->bytesperline;
711 return 0;
715 * Set a format.
717 static int ov7670_s_fmt(struct i2c_client *c, struct v4l2_format *fmt)
719 int ret;
720 struct ov7670_format_struct *ovfmt;
721 struct ov7670_win_size *wsize;
722 struct ov7670_info *info = i2c_get_clientdata(c);
723 unsigned char com7;
725 ret = ov7670_try_fmt(c, fmt, &ovfmt, &wsize);
726 if (ret)
727 return ret;
729 * COM7 is a pain in the ass, it doesn't like to be read then
730 * quickly written afterward. But we have everything we need
731 * to set it absolutely here, as long as the format-specific
732 * register sets list it first.
734 com7 = ovfmt->regs[0].value;
735 com7 |= wsize->com7_bit;
736 ov7670_write(c, REG_COM7, com7);
738 * Now write the rest of the array. Also store start/stops
740 ov7670_write_array(c, ovfmt->regs + 1);
741 ov7670_set_hw(c, wsize->hstart, wsize->hstop, wsize->vstart,
742 wsize->vstop);
743 ret = 0;
744 if (wsize->regs)
745 ret = ov7670_write_array(c, wsize->regs);
746 info->fmt = ovfmt;
747 return 0;
751 * Implement G/S_PARM. There is a "high quality" mode we could try
752 * to do someday; for now, we just do the frame rate tweak.
754 static int ov7670_g_parm(struct i2c_client *c, struct v4l2_streamparm *parms)
756 struct v4l2_captureparm *cp = &parms->parm.capture;
757 unsigned char clkrc;
758 int ret;
760 if (parms->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
761 return -EINVAL;
762 ret = ov7670_read(c, REG_CLKRC, &clkrc);
763 if (ret < 0)
764 return ret;
765 memset(cp, 0, sizeof(struct v4l2_captureparm));
766 cp->capability = V4L2_CAP_TIMEPERFRAME;
767 cp->timeperframe.numerator = 1;
768 cp->timeperframe.denominator = OV7670_FRAME_RATE;
769 if ((clkrc & CLK_EXT) == 0 && (clkrc & CLK_SCALE) > 1)
770 cp->timeperframe.denominator /= (clkrc & CLK_SCALE);
771 return 0;
774 static int ov7670_s_parm(struct i2c_client *c, struct v4l2_streamparm *parms)
776 struct v4l2_captureparm *cp = &parms->parm.capture;
777 struct v4l2_fract *tpf = &cp->timeperframe;
778 unsigned char clkrc;
779 int ret, div;
781 if (parms->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
782 return -EINVAL;
783 if (cp->extendedmode != 0)
784 return -EINVAL;
786 * CLKRC has a reserved bit, so let's preserve it.
788 ret = ov7670_read(c, REG_CLKRC, &clkrc);
789 if (ret < 0)
790 return ret;
791 if (tpf->numerator == 0 || tpf->denominator == 0)
792 div = 1; /* Reset to full rate */
793 else
794 div = (tpf->numerator*OV7670_FRAME_RATE)/tpf->denominator;
795 if (div == 0)
796 div = 1;
797 else if (div > CLK_SCALE)
798 div = CLK_SCALE;
799 clkrc = (clkrc & 0x80) | div;
800 tpf->numerator = 1;
801 tpf->denominator = OV7670_FRAME_RATE/div;
802 return ov7670_write(c, REG_CLKRC, clkrc);
808 * Code for dealing with controls.
815 static int ov7670_store_cmatrix(struct i2c_client *client,
816 int matrix[CMATRIX_LEN])
818 int i, ret;
819 unsigned char signbits;
822 * Weird crap seems to exist in the upper part of
823 * the sign bits register, so let's preserve it.
825 ret = ov7670_read(client, REG_CMATRIX_SIGN, &signbits);
826 signbits &= 0xc0;
828 for (i = 0; i < CMATRIX_LEN; i++) {
829 unsigned char raw;
831 if (matrix[i] < 0) {
832 signbits |= (1 << i);
833 if (matrix[i] < -255)
834 raw = 0xff;
835 else
836 raw = (-1 * matrix[i]) & 0xff;
838 else {
839 if (matrix[i] > 255)
840 raw = 0xff;
841 else
842 raw = matrix[i] & 0xff;
844 ret += ov7670_write(client, REG_CMATRIX_BASE + i, raw);
846 ret += ov7670_write(client, REG_CMATRIX_SIGN, signbits);
847 return ret;
852 * Hue also requires messing with the color matrix. It also requires
853 * trig functions, which tend not to be well supported in the kernel.
854 * So here is a simple table of sine values, 0-90 degrees, in steps
855 * of five degrees. Values are multiplied by 1000.
857 * The following naive approximate trig functions require an argument
858 * carefully limited to -180 <= theta <= 180.
860 #define SIN_STEP 5
861 static const int ov7670_sin_table[] = {
862 0, 87, 173, 258, 342, 422,
863 499, 573, 642, 707, 766, 819,
864 866, 906, 939, 965, 984, 996,
865 1000
868 static int ov7670_sine(int theta)
870 int chs = 1;
871 int sine;
873 if (theta < 0) {
874 theta = -theta;
875 chs = -1;
877 if (theta <= 90)
878 sine = ov7670_sin_table[theta/SIN_STEP];
879 else {
880 theta -= 90;
881 sine = 1000 - ov7670_sin_table[theta/SIN_STEP];
883 return sine*chs;
886 static int ov7670_cosine(int theta)
888 theta = 90 - theta;
889 if (theta > 180)
890 theta -= 360;
891 else if (theta < -180)
892 theta += 360;
893 return ov7670_sine(theta);
899 static void ov7670_calc_cmatrix(struct ov7670_info *info,
900 int matrix[CMATRIX_LEN])
902 int i;
904 * Apply the current saturation setting first.
906 for (i = 0; i < CMATRIX_LEN; i++)
907 matrix[i] = (info->fmt->cmatrix[i]*info->sat) >> 7;
909 * Then, if need be, rotate the hue value.
911 if (info->hue != 0) {
912 int sinth, costh, tmpmatrix[CMATRIX_LEN];
914 memcpy(tmpmatrix, matrix, CMATRIX_LEN*sizeof(int));
915 sinth = ov7670_sine(info->hue);
916 costh = ov7670_cosine(info->hue);
918 matrix[0] = (matrix[3]*sinth + matrix[0]*costh)/1000;
919 matrix[1] = (matrix[4]*sinth + matrix[1]*costh)/1000;
920 matrix[2] = (matrix[5]*sinth + matrix[2]*costh)/1000;
921 matrix[3] = (matrix[3]*costh - matrix[0]*sinth)/1000;
922 matrix[4] = (matrix[4]*costh - matrix[1]*sinth)/1000;
923 matrix[5] = (matrix[5]*costh - matrix[2]*sinth)/1000;
929 static int ov7670_t_sat(struct i2c_client *client, int value)
931 struct ov7670_info *info = i2c_get_clientdata(client);
932 int matrix[CMATRIX_LEN];
933 int ret;
935 info->sat = value;
936 ov7670_calc_cmatrix(info, matrix);
937 ret = ov7670_store_cmatrix(client, matrix);
938 return ret;
941 static int ov7670_q_sat(struct i2c_client *client, __s32 *value)
943 struct ov7670_info *info = i2c_get_clientdata(client);
945 *value = info->sat;
946 return 0;
949 static int ov7670_t_hue(struct i2c_client *client, int value)
951 struct ov7670_info *info = i2c_get_clientdata(client);
952 int matrix[CMATRIX_LEN];
953 int ret;
955 if (value < -180 || value > 180)
956 return -EINVAL;
957 info->hue = value;
958 ov7670_calc_cmatrix(info, matrix);
959 ret = ov7670_store_cmatrix(client, matrix);
960 return ret;
964 static int ov7670_q_hue(struct i2c_client *client, __s32 *value)
966 struct ov7670_info *info = i2c_get_clientdata(client);
968 *value = info->hue;
969 return 0;
974 * Some weird registers seem to store values in a sign/magnitude format!
976 static unsigned char ov7670_sm_to_abs(unsigned char v)
978 if ((v & 0x80) == 0)
979 return v + 128;
980 else
981 return 128 - (v & 0x7f);
985 static unsigned char ov7670_abs_to_sm(unsigned char v)
987 if (v > 127)
988 return v & 0x7f;
989 else
990 return (128 - v) | 0x80;
993 static int ov7670_t_brightness(struct i2c_client *client, int value)
995 unsigned char com8, v;
996 int ret;
998 ov7670_read(client, REG_COM8, &com8);
999 com8 &= ~COM8_AEC;
1000 ov7670_write(client, REG_COM8, com8);
1001 v = ov7670_abs_to_sm(value);
1002 ret = ov7670_write(client, REG_BRIGHT, v);
1003 return ret;
1006 static int ov7670_q_brightness(struct i2c_client *client, __s32 *value)
1008 unsigned char v;
1009 int ret = ov7670_read(client, REG_BRIGHT, &v);
1011 *value = ov7670_sm_to_abs(v);
1012 return ret;
1015 static int ov7670_t_contrast(struct i2c_client *client, int value)
1017 return ov7670_write(client, REG_CONTRAS, (unsigned char) value);
1020 static int ov7670_q_contrast(struct i2c_client *client, __s32 *value)
1022 unsigned char v;
1023 int ret = ov7670_read(client, REG_CONTRAS, &v);
1025 *value = v;
1026 return ret;
1029 static int ov7670_q_hflip(struct i2c_client *client, __s32 *value)
1031 int ret;
1032 unsigned char v;
1034 ret = ov7670_read(client, REG_MVFP, &v);
1035 *value = (v & MVFP_MIRROR) == MVFP_MIRROR;
1036 return ret;
1040 static int ov7670_t_hflip(struct i2c_client *client, int value)
1042 unsigned char v;
1043 int ret;
1045 ret = ov7670_read(client, REG_MVFP, &v);
1046 if (value)
1047 v |= MVFP_MIRROR;
1048 else
1049 v &= ~MVFP_MIRROR;
1050 msleep(10); /* FIXME */
1051 ret += ov7670_write(client, REG_MVFP, v);
1052 return ret;
1057 static int ov7670_q_vflip(struct i2c_client *client, __s32 *value)
1059 int ret;
1060 unsigned char v;
1062 ret = ov7670_read(client, REG_MVFP, &v);
1063 *value = (v & MVFP_FLIP) == MVFP_FLIP;
1064 return ret;
1068 static int ov7670_t_vflip(struct i2c_client *client, int value)
1070 unsigned char v;
1071 int ret;
1073 ret = ov7670_read(client, REG_MVFP, &v);
1074 if (value)
1075 v |= MVFP_FLIP;
1076 else
1077 v &= ~MVFP_FLIP;
1078 msleep(10); /* FIXME */
1079 ret += ov7670_write(client, REG_MVFP, v);
1080 return ret;
1084 static struct ov7670_control {
1085 struct v4l2_queryctrl qc;
1086 int (*query)(struct i2c_client *c, __s32 *value);
1087 int (*tweak)(struct i2c_client *c, int value);
1088 } ov7670_controls[] =
1091 .qc = {
1092 .id = V4L2_CID_BRIGHTNESS,
1093 .type = V4L2_CTRL_TYPE_INTEGER,
1094 .name = "Brightness",
1095 .minimum = 0,
1096 .maximum = 255,
1097 .step = 1,
1098 .default_value = 0x80,
1099 .flags = V4L2_CTRL_FLAG_SLIDER
1101 .tweak = ov7670_t_brightness,
1102 .query = ov7670_q_brightness,
1105 .qc = {
1106 .id = V4L2_CID_CONTRAST,
1107 .type = V4L2_CTRL_TYPE_INTEGER,
1108 .name = "Contrast",
1109 .minimum = 0,
1110 .maximum = 127,
1111 .step = 1,
1112 .default_value = 0x40, /* XXX ov7670 spec */
1113 .flags = V4L2_CTRL_FLAG_SLIDER
1115 .tweak = ov7670_t_contrast,
1116 .query = ov7670_q_contrast,
1119 .qc = {
1120 .id = V4L2_CID_SATURATION,
1121 .type = V4L2_CTRL_TYPE_INTEGER,
1122 .name = "Saturation",
1123 .minimum = 0,
1124 .maximum = 256,
1125 .step = 1,
1126 .default_value = 0x80,
1127 .flags = V4L2_CTRL_FLAG_SLIDER
1129 .tweak = ov7670_t_sat,
1130 .query = ov7670_q_sat,
1133 .qc = {
1134 .id = V4L2_CID_HUE,
1135 .type = V4L2_CTRL_TYPE_INTEGER,
1136 .name = "HUE",
1137 .minimum = -180,
1138 .maximum = 180,
1139 .step = 5,
1140 .default_value = 0,
1141 .flags = V4L2_CTRL_FLAG_SLIDER
1143 .tweak = ov7670_t_hue,
1144 .query = ov7670_q_hue,
1147 .qc = {
1148 .id = V4L2_CID_VFLIP,
1149 .type = V4L2_CTRL_TYPE_BOOLEAN,
1150 .name = "Vertical flip",
1151 .minimum = 0,
1152 .maximum = 1,
1153 .step = 1,
1154 .default_value = 0,
1156 .tweak = ov7670_t_vflip,
1157 .query = ov7670_q_vflip,
1160 .qc = {
1161 .id = V4L2_CID_HFLIP,
1162 .type = V4L2_CTRL_TYPE_BOOLEAN,
1163 .name = "Horizontal mirror",
1164 .minimum = 0,
1165 .maximum = 1,
1166 .step = 1,
1167 .default_value = 0,
1169 .tweak = ov7670_t_hflip,
1170 .query = ov7670_q_hflip,
1173 #define N_CONTROLS (sizeof(ov7670_controls)/sizeof(ov7670_controls[0]))
1175 static struct ov7670_control *ov7670_find_control(__u32 id)
1177 int i;
1179 for (i = 0; i < N_CONTROLS; i++)
1180 if (ov7670_controls[i].qc.id == id)
1181 return ov7670_controls + i;
1182 return NULL;
1186 static int ov7670_queryctrl(struct i2c_client *client,
1187 struct v4l2_queryctrl *qc)
1189 struct ov7670_control *ctrl = ov7670_find_control(qc->id);
1191 if (ctrl == NULL)
1192 return -EINVAL;
1193 *qc = ctrl->qc;
1194 return 0;
1197 static int ov7670_g_ctrl(struct i2c_client *client, struct v4l2_control *ctrl)
1199 struct ov7670_control *octrl = ov7670_find_control(ctrl->id);
1200 int ret;
1202 if (octrl == NULL)
1203 return -EINVAL;
1204 ret = octrl->query(client, &ctrl->value);
1205 if (ret >= 0)
1206 return 0;
1207 return ret;
1210 static int ov7670_s_ctrl(struct i2c_client *client, struct v4l2_control *ctrl)
1212 struct ov7670_control *octrl = ov7670_find_control(ctrl->id);
1213 int ret;
1215 if (octrl == NULL)
1216 return -EINVAL;
1217 ret = octrl->tweak(client, ctrl->value);
1218 if (ret >= 0)
1219 return 0;
1220 return ret;
1229 * Basic i2c stuff.
1231 static struct i2c_driver ov7670_driver;
1233 static int ov7670_attach(struct i2c_adapter *adapter)
1235 int ret;
1236 struct i2c_client *client;
1237 struct ov7670_info *info;
1240 * For now: only deal with adapters we recognize.
1242 if (adapter->id != I2C_HW_SMBUS_CAFE)
1243 return -ENODEV;
1245 client = kzalloc(sizeof (struct i2c_client), GFP_KERNEL);
1246 if (! client)
1247 return -ENOMEM;
1248 client->adapter = adapter;
1249 client->addr = OV7670_I2C_ADDR;
1250 client->driver = &ov7670_driver,
1251 strcpy(client->name, "OV7670");
1253 * Set up our info structure.
1255 info = kzalloc(sizeof (struct ov7670_info), GFP_KERNEL);
1256 if (! info) {
1257 ret = -ENOMEM;
1258 goto out_free;
1260 info->fmt = &ov7670_formats[0];
1261 info->sat = 128; /* Review this */
1262 i2c_set_clientdata(client, info);
1265 * Make sure it's an ov7670
1267 ret = ov7670_detect(client);
1268 if (ret)
1269 goto out_free_info;
1270 i2c_attach_client(client);
1271 return 0;
1273 out_free_info:
1274 kfree(info);
1275 out_free:
1276 kfree(client);
1277 return ret;
1281 static int ov7670_detach(struct i2c_client *client)
1283 i2c_detach_client(client);
1284 kfree(i2c_get_clientdata(client));
1285 kfree(client);
1286 return 0;
1290 static int ov7670_command(struct i2c_client *client, unsigned int cmd,
1291 void *arg)
1293 switch (cmd) {
1294 case VIDIOC_G_CHIP_IDENT:
1295 return v4l2_chip_ident_i2c_client(client, arg, V4L2_IDENT_OV7670, 0);
1297 case VIDIOC_INT_RESET:
1298 ov7670_reset(client);
1299 return 0;
1301 case VIDIOC_INT_INIT:
1302 return ov7670_init(client);
1304 case VIDIOC_ENUM_FMT:
1305 return ov7670_enum_fmt(client, (struct v4l2_fmtdesc *) arg);
1306 case VIDIOC_TRY_FMT:
1307 return ov7670_try_fmt(client, (struct v4l2_format *) arg, NULL, NULL);
1308 case VIDIOC_S_FMT:
1309 return ov7670_s_fmt(client, (struct v4l2_format *) arg);
1310 case VIDIOC_QUERYCTRL:
1311 return ov7670_queryctrl(client, (struct v4l2_queryctrl *) arg);
1312 case VIDIOC_S_CTRL:
1313 return ov7670_s_ctrl(client, (struct v4l2_control *) arg);
1314 case VIDIOC_G_CTRL:
1315 return ov7670_g_ctrl(client, (struct v4l2_control *) arg);
1316 case VIDIOC_S_PARM:
1317 return ov7670_s_parm(client, (struct v4l2_streamparm *) arg);
1318 case VIDIOC_G_PARM:
1319 return ov7670_g_parm(client, (struct v4l2_streamparm *) arg);
1321 return -EINVAL;
1326 static struct i2c_driver ov7670_driver = {
1327 .driver = {
1328 .name = "ov7670",
1330 .id = I2C_DRIVERID_OV7670,
1331 .class = I2C_CLASS_CAM_DIGITAL,
1332 .attach_adapter = ov7670_attach,
1333 .detach_client = ov7670_detach,
1334 .command = ov7670_command,
1339 * Module initialization
1341 static int __init ov7670_mod_init(void)
1343 printk(KERN_NOTICE "OmniVision ov7670 sensor driver, at your service\n");
1344 return i2c_add_driver(&ov7670_driver);
1347 static void __exit ov7670_mod_exit(void)
1349 i2c_del_driver(&ov7670_driver);
1352 module_init(ov7670_mod_init);
1353 module_exit(ov7670_mod_exit);