2 * Copyright(c) 2006 - 2007 Atheros Corporation. All rights reserved.
3 * Copyright(c) 2007 - 2008 Chris Snook <csnook@redhat.com>
5 * Derived from Intel e1000 driver
6 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the Free
10 * Software Foundation; either version 2 of the License, or (at your option)
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
18 * You should have received a copy of the GNU General Public License along with
19 * this program; if not, write to the Free Software Foundation, Inc., 59
20 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
23 #include <asm/atomic.h>
24 #include <linux/crc32.h>
25 #include <linux/dma-mapping.h>
26 #include <linux/etherdevice.h>
27 #include <linux/ethtool.h>
28 #include <linux/hardirq.h>
29 #include <linux/if_vlan.h>
31 #include <linux/interrupt.h>
33 #include <linux/irqflags.h>
34 #include <linux/irqreturn.h>
35 #include <linux/mii.h>
36 #include <linux/net.h>
37 #include <linux/netdevice.h>
38 #include <linux/pci.h>
39 #include <linux/pci_ids.h>
41 #include <linux/skbuff.h>
42 #include <linux/spinlock.h>
43 #include <linux/string.h>
44 #include <linux/tcp.h>
45 #include <linux/timer.h>
46 #include <linux/types.h>
47 #include <linux/workqueue.h>
51 #define ATL2_DRV_VERSION "2.2.3"
53 static char atl2_driver_name
[] = "atl2";
54 static const char atl2_driver_string
[] = "Atheros(R) L2 Ethernet Driver";
55 static char atl2_copyright
[] = "Copyright (c) 2007 Atheros Corporation.";
56 static char atl2_driver_version
[] = ATL2_DRV_VERSION
;
58 MODULE_AUTHOR("Atheros Corporation <xiong.huang@atheros.com>, Chris Snook <csnook@redhat.com>");
59 MODULE_DESCRIPTION("Atheros Fast Ethernet Network Driver");
60 MODULE_LICENSE("GPL");
61 MODULE_VERSION(ATL2_DRV_VERSION
);
64 * atl2_pci_tbl - PCI Device ID Table
66 static struct pci_device_id atl2_pci_tbl
[] = {
67 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC
, PCI_DEVICE_ID_ATTANSIC_L2
)},
68 /* required last entry */
71 MODULE_DEVICE_TABLE(pci
, atl2_pci_tbl
);
73 static void atl2_set_ethtool_ops(struct net_device
*netdev
);
75 static void atl2_check_options(struct atl2_adapter
*adapter
);
78 * atl2_sw_init - Initialize general software structures (struct atl2_adapter)
79 * @adapter: board private structure to initialize
81 * atl2_sw_init initializes the Adapter private data structure.
82 * Fields are initialized based on PCI device information and
83 * OS network device settings (MTU size).
85 static int __devinit
atl2_sw_init(struct atl2_adapter
*adapter
)
87 struct atl2_hw
*hw
= &adapter
->hw
;
88 struct pci_dev
*pdev
= adapter
->pdev
;
90 /* PCI config space info */
91 hw
->vendor_id
= pdev
->vendor
;
92 hw
->device_id
= pdev
->device
;
93 hw
->subsystem_vendor_id
= pdev
->subsystem_vendor
;
94 hw
->subsystem_id
= pdev
->subsystem_device
;
96 pci_read_config_byte(pdev
, PCI_REVISION_ID
, &hw
->revision_id
);
97 pci_read_config_word(pdev
, PCI_COMMAND
, &hw
->pci_cmd_word
);
100 adapter
->ict
= 50000; /* ~100ms */
101 adapter
->link_speed
= SPEED_0
; /* hardware init */
102 adapter
->link_duplex
= FULL_DUPLEX
;
104 hw
->phy_configured
= false;
105 hw
->preamble_len
= 7;
116 hw
->max_frame_size
= adapter
->netdev
->mtu
;
118 spin_lock_init(&adapter
->stats_lock
);
120 set_bit(__ATL2_DOWN
, &adapter
->flags
);
126 * atl2_set_multi - Multicast and Promiscuous mode set
127 * @netdev: network interface device structure
129 * The set_multi entry point is called whenever the multicast address
130 * list or the network interface flags are updated. This routine is
131 * responsible for configuring the hardware for proper multicast,
132 * promiscuous mode, and all-multi behavior.
134 static void atl2_set_multi(struct net_device
*netdev
)
136 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
137 struct atl2_hw
*hw
= &adapter
->hw
;
138 struct dev_mc_list
*mc_ptr
;
142 /* Check for Promiscuous and All Multicast modes */
143 rctl
= ATL2_READ_REG(hw
, REG_MAC_CTRL
);
145 if (netdev
->flags
& IFF_PROMISC
) {
146 rctl
|= MAC_CTRL_PROMIS_EN
;
147 } else if (netdev
->flags
& IFF_ALLMULTI
) {
148 rctl
|= MAC_CTRL_MC_ALL_EN
;
149 rctl
&= ~MAC_CTRL_PROMIS_EN
;
151 rctl
&= ~(MAC_CTRL_PROMIS_EN
| MAC_CTRL_MC_ALL_EN
);
153 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, rctl
);
155 /* clear the old settings from the multicast hash table */
156 ATL2_WRITE_REG(hw
, REG_RX_HASH_TABLE
, 0);
157 ATL2_WRITE_REG_ARRAY(hw
, REG_RX_HASH_TABLE
, 1, 0);
159 /* comoute mc addresses' hash value ,and put it into hash table */
160 for (mc_ptr
= netdev
->mc_list
; mc_ptr
; mc_ptr
= mc_ptr
->next
) {
161 hash_value
= atl2_hash_mc_addr(hw
, mc_ptr
->dmi_addr
);
162 atl2_hash_set(hw
, hash_value
);
166 static void init_ring_ptrs(struct atl2_adapter
*adapter
)
168 /* Read / Write Ptr Initialize: */
169 adapter
->txd_write_ptr
= 0;
170 atomic_set(&adapter
->txd_read_ptr
, 0);
172 adapter
->rxd_read_ptr
= 0;
173 adapter
->rxd_write_ptr
= 0;
175 atomic_set(&adapter
->txs_write_ptr
, 0);
176 adapter
->txs_next_clear
= 0;
180 * atl2_configure - Configure Transmit&Receive Unit after Reset
181 * @adapter: board private structure
183 * Configure the Tx /Rx unit of the MAC after a reset.
185 static int atl2_configure(struct atl2_adapter
*adapter
)
187 struct atl2_hw
*hw
= &adapter
->hw
;
190 /* clear interrupt status */
191 ATL2_WRITE_REG(&adapter
->hw
, REG_ISR
, 0xffffffff);
193 /* set MAC Address */
194 value
= (((u32
)hw
->mac_addr
[2]) << 24) |
195 (((u32
)hw
->mac_addr
[3]) << 16) |
196 (((u32
)hw
->mac_addr
[4]) << 8) |
197 (((u32
)hw
->mac_addr
[5]));
198 ATL2_WRITE_REG(hw
, REG_MAC_STA_ADDR
, value
);
199 value
= (((u32
)hw
->mac_addr
[0]) << 8) |
200 (((u32
)hw
->mac_addr
[1]));
201 ATL2_WRITE_REG(hw
, (REG_MAC_STA_ADDR
+4), value
);
203 /* HI base address */
204 ATL2_WRITE_REG(hw
, REG_DESC_BASE_ADDR_HI
,
205 (u32
)((adapter
->ring_dma
& 0xffffffff00000000ULL
) >> 32));
207 /* LO base address */
208 ATL2_WRITE_REG(hw
, REG_TXD_BASE_ADDR_LO
,
209 (u32
)(adapter
->txd_dma
& 0x00000000ffffffffULL
));
210 ATL2_WRITE_REG(hw
, REG_TXS_BASE_ADDR_LO
,
211 (u32
)(adapter
->txs_dma
& 0x00000000ffffffffULL
));
212 ATL2_WRITE_REG(hw
, REG_RXD_BASE_ADDR_LO
,
213 (u32
)(adapter
->rxd_dma
& 0x00000000ffffffffULL
));
216 ATL2_WRITE_REGW(hw
, REG_TXD_MEM_SIZE
, (u16
)(adapter
->txd_ring_size
/4));
217 ATL2_WRITE_REGW(hw
, REG_TXS_MEM_SIZE
, (u16
)adapter
->txs_ring_size
);
218 ATL2_WRITE_REGW(hw
, REG_RXD_BUF_NUM
, (u16
)adapter
->rxd_ring_size
);
220 /* config Internal SRAM */
222 ATL2_WRITE_REGW(hw, REG_SRAM_TXRAM_END, sram_tx_end);
223 ATL2_WRITE_REGW(hw, REG_SRAM_TXRAM_END, sram_rx_end);
227 value
= (((u32
)hw
->ipgt
& MAC_IPG_IFG_IPGT_MASK
) <<
228 MAC_IPG_IFG_IPGT_SHIFT
) |
229 (((u32
)hw
->min_ifg
& MAC_IPG_IFG_MIFG_MASK
) <<
230 MAC_IPG_IFG_MIFG_SHIFT
) |
231 (((u32
)hw
->ipgr1
& MAC_IPG_IFG_IPGR1_MASK
) <<
232 MAC_IPG_IFG_IPGR1_SHIFT
)|
233 (((u32
)hw
->ipgr2
& MAC_IPG_IFG_IPGR2_MASK
) <<
234 MAC_IPG_IFG_IPGR2_SHIFT
);
235 ATL2_WRITE_REG(hw
, REG_MAC_IPG_IFG
, value
);
237 /* config Half-Duplex Control */
238 value
= ((u32
)hw
->lcol
& MAC_HALF_DUPLX_CTRL_LCOL_MASK
) |
239 (((u32
)hw
->max_retry
& MAC_HALF_DUPLX_CTRL_RETRY_MASK
) <<
240 MAC_HALF_DUPLX_CTRL_RETRY_SHIFT
) |
241 MAC_HALF_DUPLX_CTRL_EXC_DEF_EN
|
242 (0xa << MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT
) |
243 (((u32
)hw
->jam_ipg
& MAC_HALF_DUPLX_CTRL_JAMIPG_MASK
) <<
244 MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT
);
245 ATL2_WRITE_REG(hw
, REG_MAC_HALF_DUPLX_CTRL
, value
);
247 /* set Interrupt Moderator Timer */
248 ATL2_WRITE_REGW(hw
, REG_IRQ_MODU_TIMER_INIT
, adapter
->imt
);
249 ATL2_WRITE_REG(hw
, REG_MASTER_CTRL
, MASTER_CTRL_ITIMER_EN
);
251 /* set Interrupt Clear Timer */
252 ATL2_WRITE_REGW(hw
, REG_CMBDISDMA_TIMER
, adapter
->ict
);
255 ATL2_WRITE_REG(hw
, REG_MTU
, adapter
->netdev
->mtu
+
256 ENET_HEADER_SIZE
+ VLAN_SIZE
+ ETHERNET_FCS_SIZE
);
259 ATL2_WRITE_REG(hw
, REG_TX_CUT_THRESH
, 0x177);
262 ATL2_WRITE_REGW(hw
, REG_PAUSE_ON_TH
, hw
->fc_rxd_hi
);
263 ATL2_WRITE_REGW(hw
, REG_PAUSE_OFF_TH
, hw
->fc_rxd_lo
);
266 ATL2_WRITE_REGW(hw
, REG_MB_TXD_WR_IDX
, (u16
)adapter
->txd_write_ptr
);
267 ATL2_WRITE_REGW(hw
, REG_MB_RXD_RD_IDX
, (u16
)adapter
->rxd_read_ptr
);
269 /* enable DMA read/write */
270 ATL2_WRITE_REGB(hw
, REG_DMAR
, DMAR_EN
);
271 ATL2_WRITE_REGB(hw
, REG_DMAW
, DMAW_EN
);
273 value
= ATL2_READ_REG(&adapter
->hw
, REG_ISR
);
274 if ((value
& ISR_PHY_LINKDOWN
) != 0)
275 value
= 1; /* config failed */
279 /* clear all interrupt status */
280 ATL2_WRITE_REG(&adapter
->hw
, REG_ISR
, 0x3fffffff);
281 ATL2_WRITE_REG(&adapter
->hw
, REG_ISR
, 0);
286 * atl2_setup_ring_resources - allocate Tx / RX descriptor resources
287 * @adapter: board private structure
289 * Return 0 on success, negative on failure
291 static s32
atl2_setup_ring_resources(struct atl2_adapter
*adapter
)
293 struct pci_dev
*pdev
= adapter
->pdev
;
297 /* real ring DMA buffer */
298 adapter
->ring_size
= size
=
299 adapter
->txd_ring_size
* 1 + 7 + /* dword align */
300 adapter
->txs_ring_size
* 4 + 7 + /* dword align */
301 adapter
->rxd_ring_size
* 1536 + 127; /* 128bytes align */
303 adapter
->ring_vir_addr
= pci_alloc_consistent(pdev
, size
,
305 if (!adapter
->ring_vir_addr
)
307 memset(adapter
->ring_vir_addr
, 0, adapter
->ring_size
);
310 adapter
->txd_dma
= adapter
->ring_dma
;
311 offset
= (adapter
->txd_dma
& 0x7) ? (8 - (adapter
->txd_dma
& 0x7)) : 0;
312 adapter
->txd_dma
+= offset
;
313 adapter
->txd_ring
= (struct tx_pkt_header
*) (adapter
->ring_vir_addr
+
317 adapter
->txs_dma
= adapter
->txd_dma
+ adapter
->txd_ring_size
;
318 offset
= (adapter
->txs_dma
& 0x7) ? (8 - (adapter
->txs_dma
& 0x7)) : 0;
319 adapter
->txs_dma
+= offset
;
320 adapter
->txs_ring
= (struct tx_pkt_status
*)
321 (((u8
*)adapter
->txd_ring
) + (adapter
->txd_ring_size
+ offset
));
324 adapter
->rxd_dma
= adapter
->txs_dma
+ adapter
->txs_ring_size
* 4;
325 offset
= (adapter
->rxd_dma
& 127) ?
326 (128 - (adapter
->rxd_dma
& 127)) : 0;
332 adapter
->rxd_dma
+= offset
;
333 adapter
->rxd_ring
= (struct rx_desc
*) (((u8
*)adapter
->txs_ring
) +
334 (adapter
->txs_ring_size
* 4 + offset
));
337 * Read / Write Ptr Initialize:
338 * init_ring_ptrs(adapter);
344 * atl2_irq_enable - Enable default interrupt generation settings
345 * @adapter: board private structure
347 static inline void atl2_irq_enable(struct atl2_adapter
*adapter
)
349 ATL2_WRITE_REG(&adapter
->hw
, REG_IMR
, IMR_NORMAL_MASK
);
350 ATL2_WRITE_FLUSH(&adapter
->hw
);
354 * atl2_irq_disable - Mask off interrupt generation on the NIC
355 * @adapter: board private structure
357 static inline void atl2_irq_disable(struct atl2_adapter
*adapter
)
359 ATL2_WRITE_REG(&adapter
->hw
, REG_IMR
, 0);
360 ATL2_WRITE_FLUSH(&adapter
->hw
);
361 synchronize_irq(adapter
->pdev
->irq
);
364 #ifdef NETIF_F_HW_VLAN_TX
365 static void atl2_vlan_rx_register(struct net_device
*netdev
,
366 struct vlan_group
*grp
)
368 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
371 atl2_irq_disable(adapter
);
372 adapter
->vlgrp
= grp
;
375 /* enable VLAN tag insert/strip */
376 ctrl
= ATL2_READ_REG(&adapter
->hw
, REG_MAC_CTRL
);
377 ctrl
|= MAC_CTRL_RMV_VLAN
;
378 ATL2_WRITE_REG(&adapter
->hw
, REG_MAC_CTRL
, ctrl
);
380 /* disable VLAN tag insert/strip */
381 ctrl
= ATL2_READ_REG(&adapter
->hw
, REG_MAC_CTRL
);
382 ctrl
&= ~MAC_CTRL_RMV_VLAN
;
383 ATL2_WRITE_REG(&adapter
->hw
, REG_MAC_CTRL
, ctrl
);
386 atl2_irq_enable(adapter
);
389 static void atl2_restore_vlan(struct atl2_adapter
*adapter
)
391 atl2_vlan_rx_register(adapter
->netdev
, adapter
->vlgrp
);
395 static void atl2_intr_rx(struct atl2_adapter
*adapter
)
397 struct net_device
*netdev
= adapter
->netdev
;
402 rxd
= adapter
->rxd_ring
+adapter
->rxd_write_ptr
;
403 if (!rxd
->status
.update
)
404 break; /* end of tx */
406 /* clear this flag at once */
407 rxd
->status
.update
= 0;
409 if (rxd
->status
.ok
&& rxd
->status
.pkt_size
>= 60) {
410 int rx_size
= (int)(rxd
->status
.pkt_size
- 4);
411 /* alloc new buffer */
412 skb
= netdev_alloc_skb(netdev
, rx_size
+ NET_IP_ALIGN
);
415 "%s: Mem squeeze, deferring packet.\n",
418 * Check that some rx space is free. If not,
419 * free one and mark stats->rx_dropped++.
421 netdev
->stats
.rx_dropped
++;
424 skb_reserve(skb
, NET_IP_ALIGN
);
426 memcpy(skb
->data
, rxd
->packet
, rx_size
);
427 skb_put(skb
, rx_size
);
428 skb
->protocol
= eth_type_trans(skb
, netdev
);
429 #ifdef NETIF_F_HW_VLAN_TX
430 if (adapter
->vlgrp
&& (rxd
->status
.vlan
)) {
431 u16 vlan_tag
= (rxd
->status
.vtag
>>4) |
432 ((rxd
->status
.vtag
&7) << 13) |
433 ((rxd
->status
.vtag
&8) << 9);
434 vlan_hwaccel_rx(skb
, adapter
->vlgrp
, vlan_tag
);
438 netdev
->stats
.rx_bytes
+= rx_size
;
439 netdev
->stats
.rx_packets
++;
440 netdev
->last_rx
= jiffies
;
442 netdev
->stats
.rx_errors
++;
444 if (rxd
->status
.ok
&& rxd
->status
.pkt_size
<= 60)
445 netdev
->stats
.rx_length_errors
++;
446 if (rxd
->status
.mcast
)
447 netdev
->stats
.multicast
++;
449 netdev
->stats
.rx_crc_errors
++;
450 if (rxd
->status
.align
)
451 netdev
->stats
.rx_frame_errors
++;
454 /* advance write ptr */
455 if (++adapter
->rxd_write_ptr
== adapter
->rxd_ring_size
)
456 adapter
->rxd_write_ptr
= 0;
459 /* update mailbox? */
460 adapter
->rxd_read_ptr
= adapter
->rxd_write_ptr
;
461 ATL2_WRITE_REGW(&adapter
->hw
, REG_MB_RXD_RD_IDX
, adapter
->rxd_read_ptr
);
464 static void atl2_intr_tx(struct atl2_adapter
*adapter
)
466 struct net_device
*netdev
= adapter
->netdev
;
469 struct tx_pkt_status
*txs
;
470 struct tx_pkt_header
*txph
;
474 txs_write_ptr
= (u32
) atomic_read(&adapter
->txs_write_ptr
);
475 txs
= adapter
->txs_ring
+ txs_write_ptr
;
477 break; /* tx stop here */
482 if (++txs_write_ptr
== adapter
->txs_ring_size
)
484 atomic_set(&adapter
->txs_write_ptr
, (int)txs_write_ptr
);
486 txd_read_ptr
= (u32
) atomic_read(&adapter
->txd_read_ptr
);
487 txph
= (struct tx_pkt_header
*)
488 (((u8
*)adapter
->txd_ring
) + txd_read_ptr
);
490 if (txph
->pkt_size
!= txs
->pkt_size
) {
491 struct tx_pkt_status
*old_txs
= txs
;
493 "%s: txs packet size not consistent with txd"
494 " txd_:0x%08x, txs_:0x%08x!\n",
495 adapter
->netdev
->name
,
496 *(u32
*)txph
, *(u32
*)txs
);
498 "txd read ptr: 0x%x\n",
500 txs
= adapter
->txs_ring
+ txs_write_ptr
;
502 "txs-behind:0x%08x\n",
504 if (txs_write_ptr
< 2) {
505 txs
= adapter
->txs_ring
+
506 (adapter
->txs_ring_size
+
509 txs
= adapter
->txs_ring
+ (txs_write_ptr
- 2);
512 "txs-before:0x%08x\n",
518 txd_read_ptr
+= (((u32
)(txph
->pkt_size
) + 7) & ~3);
519 if (txd_read_ptr
>= adapter
->txd_ring_size
)
520 txd_read_ptr
-= adapter
->txd_ring_size
;
522 atomic_set(&adapter
->txd_read_ptr
, (int)txd_read_ptr
);
526 netdev
->stats
.tx_bytes
+= txs
->pkt_size
;
527 netdev
->stats
.tx_packets
++;
530 netdev
->stats
.tx_errors
++;
533 netdev
->stats
.collisions
++;
535 netdev
->stats
.tx_aborted_errors
++;
537 netdev
->stats
.tx_window_errors
++;
539 netdev
->stats
.tx_fifo_errors
++;
543 if (netif_queue_stopped(adapter
->netdev
) &&
544 netif_carrier_ok(adapter
->netdev
))
545 netif_wake_queue(adapter
->netdev
);
549 static void atl2_check_for_link(struct atl2_adapter
*adapter
)
551 struct net_device
*netdev
= adapter
->netdev
;
554 spin_lock(&adapter
->stats_lock
);
555 atl2_read_phy_reg(&adapter
->hw
, MII_BMSR
, &phy_data
);
556 atl2_read_phy_reg(&adapter
->hw
, MII_BMSR
, &phy_data
);
557 spin_unlock(&adapter
->stats_lock
);
559 /* notify upper layer link down ASAP */
560 if (!(phy_data
& BMSR_LSTATUS
)) { /* Link Down */
561 if (netif_carrier_ok(netdev
)) { /* old link state: Up */
562 printk(KERN_INFO
"%s: %s NIC Link is Down\n",
563 atl2_driver_name
, netdev
->name
);
564 adapter
->link_speed
= SPEED_0
;
565 netif_carrier_off(netdev
);
566 netif_stop_queue(netdev
);
569 schedule_work(&adapter
->link_chg_task
);
572 static inline void atl2_clear_phy_int(struct atl2_adapter
*adapter
)
575 spin_lock(&adapter
->stats_lock
);
576 atl2_read_phy_reg(&adapter
->hw
, 19, &phy_data
);
577 spin_unlock(&adapter
->stats_lock
);
581 * atl2_intr - Interrupt Handler
582 * @irq: interrupt number
583 * @data: pointer to a network interface device structure
584 * @pt_regs: CPU registers structure
586 static irqreturn_t
atl2_intr(int irq
, void *data
)
588 struct atl2_adapter
*adapter
= netdev_priv(data
);
589 struct atl2_hw
*hw
= &adapter
->hw
;
592 status
= ATL2_READ_REG(hw
, REG_ISR
);
597 if (status
& ISR_PHY
)
598 atl2_clear_phy_int(adapter
);
600 /* clear ISR status, and Enable CMB DMA/Disable Interrupt */
601 ATL2_WRITE_REG(hw
, REG_ISR
, status
| ISR_DIS_INT
);
603 /* check if PCIE PHY Link down */
604 if (status
& ISR_PHY_LINKDOWN
) {
605 if (netif_running(adapter
->netdev
)) { /* reset MAC */
606 ATL2_WRITE_REG(hw
, REG_ISR
, 0);
607 ATL2_WRITE_REG(hw
, REG_IMR
, 0);
608 ATL2_WRITE_FLUSH(hw
);
609 schedule_work(&adapter
->reset_task
);
614 /* check if DMA read/write error? */
615 if (status
& (ISR_DMAR_TO_RST
| ISR_DMAW_TO_RST
)) {
616 ATL2_WRITE_REG(hw
, REG_ISR
, 0);
617 ATL2_WRITE_REG(hw
, REG_IMR
, 0);
618 ATL2_WRITE_FLUSH(hw
);
619 schedule_work(&adapter
->reset_task
);
624 if (status
& (ISR_PHY
| ISR_MANUAL
)) {
625 adapter
->netdev
->stats
.tx_carrier_errors
++;
626 atl2_check_for_link(adapter
);
630 if (status
& ISR_TX_EVENT
)
631 atl2_intr_tx(adapter
);
634 if (status
& ISR_RX_EVENT
)
635 atl2_intr_rx(adapter
);
637 /* re-enable Interrupt */
638 ATL2_WRITE_REG(&adapter
->hw
, REG_ISR
, 0);
642 static int atl2_request_irq(struct atl2_adapter
*adapter
)
644 struct net_device
*netdev
= adapter
->netdev
;
648 #ifdef CONFIG_PCI_MSI
649 adapter
->have_msi
= true;
650 err
= pci_enable_msi(adapter
->pdev
);
652 adapter
->have_msi
= false;
654 if (adapter
->have_msi
)
655 flags
&= ~IRQF_SHARED
;
658 return request_irq(adapter
->pdev
->irq
, &atl2_intr
, flags
, netdev
->name
,
663 * atl2_free_ring_resources - Free Tx / RX descriptor Resources
664 * @adapter: board private structure
666 * Free all transmit software resources
668 static void atl2_free_ring_resources(struct atl2_adapter
*adapter
)
670 struct pci_dev
*pdev
= adapter
->pdev
;
671 pci_free_consistent(pdev
, adapter
->ring_size
, adapter
->ring_vir_addr
,
676 * atl2_open - Called when a network interface is made active
677 * @netdev: network interface device structure
679 * Returns 0 on success, negative value on failure
681 * The open entry point is called when a network interface is made
682 * active by the system (IFF_UP). At this point all resources needed
683 * for transmit and receive operations are allocated, the interrupt
684 * handler is registered with the OS, the watchdog timer is started,
685 * and the stack is notified that the interface is ready.
687 static int atl2_open(struct net_device
*netdev
)
689 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
693 /* disallow open during test */
694 if (test_bit(__ATL2_TESTING
, &adapter
->flags
))
697 /* allocate transmit descriptors */
698 err
= atl2_setup_ring_resources(adapter
);
702 err
= atl2_init_hw(&adapter
->hw
);
708 /* hardware has been reset, we need to reload some things */
709 atl2_set_multi(netdev
);
710 init_ring_ptrs(adapter
);
712 #ifdef NETIF_F_HW_VLAN_TX
713 atl2_restore_vlan(adapter
);
716 if (atl2_configure(adapter
)) {
721 err
= atl2_request_irq(adapter
);
725 clear_bit(__ATL2_DOWN
, &adapter
->flags
);
727 mod_timer(&adapter
->watchdog_timer
, round_jiffies(jiffies
+ 4*HZ
));
729 val
= ATL2_READ_REG(&adapter
->hw
, REG_MASTER_CTRL
);
730 ATL2_WRITE_REG(&adapter
->hw
, REG_MASTER_CTRL
,
731 val
| MASTER_CTRL_MANUAL_INT
);
733 atl2_irq_enable(adapter
);
740 atl2_free_ring_resources(adapter
);
741 atl2_reset_hw(&adapter
->hw
);
746 static void atl2_down(struct atl2_adapter
*adapter
)
748 struct net_device
*netdev
= adapter
->netdev
;
750 /* signal that we're down so the interrupt handler does not
751 * reschedule our watchdog timer */
752 set_bit(__ATL2_DOWN
, &adapter
->flags
);
754 netif_tx_disable(netdev
);
756 /* reset MAC to disable all RX/TX */
757 atl2_reset_hw(&adapter
->hw
);
760 atl2_irq_disable(adapter
);
762 del_timer_sync(&adapter
->watchdog_timer
);
763 del_timer_sync(&adapter
->phy_config_timer
);
764 clear_bit(0, &adapter
->cfg_phy
);
766 netif_carrier_off(netdev
);
767 adapter
->link_speed
= SPEED_0
;
768 adapter
->link_duplex
= -1;
771 static void atl2_free_irq(struct atl2_adapter
*adapter
)
773 struct net_device
*netdev
= adapter
->netdev
;
775 free_irq(adapter
->pdev
->irq
, netdev
);
777 #ifdef CONFIG_PCI_MSI
778 if (adapter
->have_msi
)
779 pci_disable_msi(adapter
->pdev
);
784 * atl2_close - Disables a network interface
785 * @netdev: network interface device structure
787 * Returns 0, this is not allowed to fail
789 * The close entry point is called when an interface is de-activated
790 * by the OS. The hardware is still under the drivers control, but
791 * needs to be disabled. A global MAC reset is issued to stop the
792 * hardware, and all transmit and receive resources are freed.
794 static int atl2_close(struct net_device
*netdev
)
796 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
798 WARN_ON(test_bit(__ATL2_RESETTING
, &adapter
->flags
));
801 atl2_free_irq(adapter
);
802 atl2_free_ring_resources(adapter
);
807 static inline int TxsFreeUnit(struct atl2_adapter
*adapter
)
809 u32 txs_write_ptr
= (u32
) atomic_read(&adapter
->txs_write_ptr
);
811 return (adapter
->txs_next_clear
>= txs_write_ptr
) ?
812 (int) (adapter
->txs_ring_size
- adapter
->txs_next_clear
+
814 (int) (txs_write_ptr
- adapter
->txs_next_clear
- 1);
817 static inline int TxdFreeBytes(struct atl2_adapter
*adapter
)
819 u32 txd_read_ptr
= (u32
)atomic_read(&adapter
->txd_read_ptr
);
821 return (adapter
->txd_write_ptr
>= txd_read_ptr
) ?
822 (int) (adapter
->txd_ring_size
- adapter
->txd_write_ptr
+
824 (int) (txd_read_ptr
- adapter
->txd_write_ptr
- 1);
827 static int atl2_xmit_frame(struct sk_buff
*skb
, struct net_device
*netdev
)
829 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
830 struct tx_pkt_header
*txph
;
831 u32 offset
, copy_len
;
835 if (test_bit(__ATL2_DOWN
, &adapter
->flags
)) {
836 dev_kfree_skb_any(skb
);
840 if (unlikely(skb
->len
<= 0)) {
841 dev_kfree_skb_any(skb
);
845 txs_unused
= TxsFreeUnit(adapter
);
846 txbuf_unused
= TxdFreeBytes(adapter
);
848 if (skb
->len
+ sizeof(struct tx_pkt_header
) + 4 > txbuf_unused
||
850 /* not enough resources */
851 netif_stop_queue(netdev
);
852 return NETDEV_TX_BUSY
;
855 offset
= adapter
->txd_write_ptr
;
857 txph
= (struct tx_pkt_header
*) (((u8
*)adapter
->txd_ring
) + offset
);
860 txph
->pkt_size
= skb
->len
;
863 if (offset
>= adapter
->txd_ring_size
)
864 offset
-= adapter
->txd_ring_size
;
865 copy_len
= adapter
->txd_ring_size
- offset
;
866 if (copy_len
>= skb
->len
) {
867 memcpy(((u8
*)adapter
->txd_ring
) + offset
, skb
->data
, skb
->len
);
868 offset
+= ((u32
)(skb
->len
+ 3) & ~3);
870 memcpy(((u8
*)adapter
->txd_ring
)+offset
, skb
->data
, copy_len
);
871 memcpy((u8
*)adapter
->txd_ring
, skb
->data
+copy_len
,
873 offset
= ((u32
)(skb
->len
-copy_len
+ 3) & ~3);
875 #ifdef NETIF_F_HW_VLAN_TX
876 if (adapter
->vlgrp
&& vlan_tx_tag_present(skb
)) {
877 u16 vlan_tag
= vlan_tx_tag_get(skb
);
878 vlan_tag
= (vlan_tag
<< 4) |
880 ((vlan_tag
>> 9) & 0x8);
882 txph
->vlan
= vlan_tag
;
885 if (offset
>= adapter
->txd_ring_size
)
886 offset
-= adapter
->txd_ring_size
;
887 adapter
->txd_write_ptr
= offset
;
889 /* clear txs before send */
890 adapter
->txs_ring
[adapter
->txs_next_clear
].update
= 0;
891 if (++adapter
->txs_next_clear
== adapter
->txs_ring_size
)
892 adapter
->txs_next_clear
= 0;
894 ATL2_WRITE_REGW(&adapter
->hw
, REG_MB_TXD_WR_IDX
,
895 (adapter
->txd_write_ptr
>> 2));
898 netdev
->trans_start
= jiffies
;
899 dev_kfree_skb_any(skb
);
904 * atl2_change_mtu - Change the Maximum Transfer Unit
905 * @netdev: network interface device structure
906 * @new_mtu: new value for maximum frame size
908 * Returns 0 on success, negative on failure
910 static int atl2_change_mtu(struct net_device
*netdev
, int new_mtu
)
912 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
913 struct atl2_hw
*hw
= &adapter
->hw
;
915 if ((new_mtu
< 40) || (new_mtu
> (ETH_DATA_LEN
+ VLAN_SIZE
)))
919 if (hw
->max_frame_size
!= new_mtu
) {
920 netdev
->mtu
= new_mtu
;
921 ATL2_WRITE_REG(hw
, REG_MTU
, new_mtu
+ ENET_HEADER_SIZE
+
922 VLAN_SIZE
+ ETHERNET_FCS_SIZE
);
929 * atl2_set_mac - Change the Ethernet Address of the NIC
930 * @netdev: network interface device structure
931 * @p: pointer to an address structure
933 * Returns 0 on success, negative on failure
935 static int atl2_set_mac(struct net_device
*netdev
, void *p
)
937 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
938 struct sockaddr
*addr
= p
;
940 if (!is_valid_ether_addr(addr
->sa_data
))
941 return -EADDRNOTAVAIL
;
943 if (netif_running(netdev
))
946 memcpy(netdev
->dev_addr
, addr
->sa_data
, netdev
->addr_len
);
947 memcpy(adapter
->hw
.mac_addr
, addr
->sa_data
, netdev
->addr_len
);
949 atl2_set_mac_addr(&adapter
->hw
);
960 static int atl2_mii_ioctl(struct net_device
*netdev
, struct ifreq
*ifr
, int cmd
)
962 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
963 struct mii_ioctl_data
*data
= if_mii(ifr
);
971 if (!capable(CAP_NET_ADMIN
))
973 spin_lock_irqsave(&adapter
->stats_lock
, flags
);
974 if (atl2_read_phy_reg(&adapter
->hw
,
975 data
->reg_num
& 0x1F, &data
->val_out
)) {
976 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
979 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
982 if (!capable(CAP_NET_ADMIN
))
984 if (data
->reg_num
& ~(0x1F))
986 spin_lock_irqsave(&adapter
->stats_lock
, flags
);
987 if (atl2_write_phy_reg(&adapter
->hw
, data
->reg_num
,
989 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
992 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
1006 static int atl2_ioctl(struct net_device
*netdev
, struct ifreq
*ifr
, int cmd
)
1012 return atl2_mii_ioctl(netdev
, ifr
, cmd
);
1013 #ifdef ETHTOOL_OPS_COMPAT
1015 return ethtool_ioctl(ifr
);
1023 * atl2_tx_timeout - Respond to a Tx Hang
1024 * @netdev: network interface device structure
1026 static void atl2_tx_timeout(struct net_device
*netdev
)
1028 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1030 /* Do the reset outside of interrupt context */
1031 schedule_work(&adapter
->reset_task
);
1035 * atl2_watchdog - Timer Call-back
1036 * @data: pointer to netdev cast into an unsigned long
1038 static void atl2_watchdog(unsigned long data
)
1040 struct atl2_adapter
*adapter
= (struct atl2_adapter
*) data
;
1042 if (!test_bit(__ATL2_DOWN
, &adapter
->flags
)) {
1043 u32 drop_rxd
, drop_rxs
;
1044 unsigned long flags
;
1046 spin_lock_irqsave(&adapter
->stats_lock
, flags
);
1047 drop_rxd
= ATL2_READ_REG(&adapter
->hw
, REG_STS_RXD_OV
);
1048 drop_rxs
= ATL2_READ_REG(&adapter
->hw
, REG_STS_RXS_OV
);
1049 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
1051 adapter
->netdev
->stats
.rx_over_errors
+= drop_rxd
+ drop_rxs
;
1053 /* Reset the timer */
1054 mod_timer(&adapter
->watchdog_timer
,
1055 round_jiffies(jiffies
+ 4 * HZ
));
1060 * atl2_phy_config - Timer Call-back
1061 * @data: pointer to netdev cast into an unsigned long
1063 static void atl2_phy_config(unsigned long data
)
1065 struct atl2_adapter
*adapter
= (struct atl2_adapter
*) data
;
1066 struct atl2_hw
*hw
= &adapter
->hw
;
1067 unsigned long flags
;
1069 spin_lock_irqsave(&adapter
->stats_lock
, flags
);
1070 atl2_write_phy_reg(hw
, MII_ADVERTISE
, hw
->mii_autoneg_adv_reg
);
1071 atl2_write_phy_reg(hw
, MII_BMCR
, MII_CR_RESET
| MII_CR_AUTO_NEG_EN
|
1072 MII_CR_RESTART_AUTO_NEG
);
1073 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
1074 clear_bit(0, &adapter
->cfg_phy
);
1077 static int atl2_up(struct atl2_adapter
*adapter
)
1079 struct net_device
*netdev
= adapter
->netdev
;
1083 /* hardware has been reset, we need to reload some things */
1085 err
= atl2_init_hw(&adapter
->hw
);
1091 atl2_set_multi(netdev
);
1092 init_ring_ptrs(adapter
);
1094 #ifdef NETIF_F_HW_VLAN_TX
1095 atl2_restore_vlan(adapter
);
1098 if (atl2_configure(adapter
)) {
1103 clear_bit(__ATL2_DOWN
, &adapter
->flags
);
1105 val
= ATL2_READ_REG(&adapter
->hw
, REG_MASTER_CTRL
);
1106 ATL2_WRITE_REG(&adapter
->hw
, REG_MASTER_CTRL
, val
|
1107 MASTER_CTRL_MANUAL_INT
);
1109 atl2_irq_enable(adapter
);
1115 static void atl2_reinit_locked(struct atl2_adapter
*adapter
)
1117 WARN_ON(in_interrupt());
1118 while (test_and_set_bit(__ATL2_RESETTING
, &adapter
->flags
))
1122 clear_bit(__ATL2_RESETTING
, &adapter
->flags
);
1125 static void atl2_reset_task(struct work_struct
*work
)
1127 struct atl2_adapter
*adapter
;
1128 adapter
= container_of(work
, struct atl2_adapter
, reset_task
);
1130 atl2_reinit_locked(adapter
);
1133 static void atl2_setup_mac_ctrl(struct atl2_adapter
*adapter
)
1136 struct atl2_hw
*hw
= &adapter
->hw
;
1137 struct net_device
*netdev
= adapter
->netdev
;
1139 /* Config MAC CTRL Register */
1140 value
= MAC_CTRL_TX_EN
| MAC_CTRL_RX_EN
| MAC_CTRL_MACLP_CLK_PHY
;
1143 if (FULL_DUPLEX
== adapter
->link_duplex
)
1144 value
|= MAC_CTRL_DUPLX
;
1147 value
|= (MAC_CTRL_TX_FLOW
| MAC_CTRL_RX_FLOW
);
1150 value
|= (MAC_CTRL_ADD_CRC
| MAC_CTRL_PAD
);
1152 /* preamble length */
1153 value
|= (((u32
)adapter
->hw
.preamble_len
& MAC_CTRL_PRMLEN_MASK
) <<
1154 MAC_CTRL_PRMLEN_SHIFT
);
1158 value
|= MAC_CTRL_RMV_VLAN
;
1161 value
|= MAC_CTRL_BC_EN
;
1162 if (netdev
->flags
& IFF_PROMISC
)
1163 value
|= MAC_CTRL_PROMIS_EN
;
1164 else if (netdev
->flags
& IFF_ALLMULTI
)
1165 value
|= MAC_CTRL_MC_ALL_EN
;
1167 /* half retry buffer */
1168 value
|= (((u32
)(adapter
->hw
.retry_buf
&
1169 MAC_CTRL_HALF_LEFT_BUF_MASK
)) << MAC_CTRL_HALF_LEFT_BUF_SHIFT
);
1171 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, value
);
1174 static int atl2_check_link(struct atl2_adapter
*adapter
)
1176 struct atl2_hw
*hw
= &adapter
->hw
;
1177 struct net_device
*netdev
= adapter
->netdev
;
1179 u16 speed
, duplex
, phy_data
;
1182 /* MII_BMSR must read twise */
1183 atl2_read_phy_reg(hw
, MII_BMSR
, &phy_data
);
1184 atl2_read_phy_reg(hw
, MII_BMSR
, &phy_data
);
1185 if (!(phy_data
&BMSR_LSTATUS
)) { /* link down */
1186 if (netif_carrier_ok(netdev
)) { /* old link state: Up */
1189 value
= ATL2_READ_REG(hw
, REG_MAC_CTRL
);
1190 value
&= ~MAC_CTRL_RX_EN
;
1191 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, value
);
1192 adapter
->link_speed
= SPEED_0
;
1193 netif_carrier_off(netdev
);
1194 netif_stop_queue(netdev
);
1200 ret_val
= atl2_get_speed_and_duplex(hw
, &speed
, &duplex
);
1203 switch (hw
->MediaType
) {
1204 case MEDIA_TYPE_100M_FULL
:
1205 if (speed
!= SPEED_100
|| duplex
!= FULL_DUPLEX
)
1208 case MEDIA_TYPE_100M_HALF
:
1209 if (speed
!= SPEED_100
|| duplex
!= HALF_DUPLEX
)
1212 case MEDIA_TYPE_10M_FULL
:
1213 if (speed
!= SPEED_10
|| duplex
!= FULL_DUPLEX
)
1216 case MEDIA_TYPE_10M_HALF
:
1217 if (speed
!= SPEED_10
|| duplex
!= HALF_DUPLEX
)
1221 /* link result is our setting */
1222 if (reconfig
== 0) {
1223 if (adapter
->link_speed
!= speed
||
1224 adapter
->link_duplex
!= duplex
) {
1225 adapter
->link_speed
= speed
;
1226 adapter
->link_duplex
= duplex
;
1227 atl2_setup_mac_ctrl(adapter
);
1228 printk(KERN_INFO
"%s: %s NIC Link is Up<%d Mbps %s>\n",
1229 atl2_driver_name
, netdev
->name
,
1230 adapter
->link_speed
,
1231 adapter
->link_duplex
== FULL_DUPLEX
?
1232 "Full Duplex" : "Half Duplex");
1235 if (!netif_carrier_ok(netdev
)) { /* Link down -> Up */
1236 netif_carrier_on(netdev
);
1237 netif_wake_queue(netdev
);
1242 /* change original link status */
1243 if (netif_carrier_ok(netdev
)) {
1246 value
= ATL2_READ_REG(hw
, REG_MAC_CTRL
);
1247 value
&= ~MAC_CTRL_RX_EN
;
1248 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, value
);
1250 adapter
->link_speed
= SPEED_0
;
1251 netif_carrier_off(netdev
);
1252 netif_stop_queue(netdev
);
1255 /* auto-neg, insert timer to re-config phy
1256 * (if interval smaller than 5 seconds, something strange) */
1257 if (!test_bit(__ATL2_DOWN
, &adapter
->flags
)) {
1258 if (!test_and_set_bit(0, &adapter
->cfg_phy
))
1259 mod_timer(&adapter
->phy_config_timer
,
1260 round_jiffies(jiffies
+ 5 * HZ
));
1267 * atl2_link_chg_task - deal with link change event Out of interrupt context
1268 * @netdev: network interface device structure
1270 static void atl2_link_chg_task(struct work_struct
*work
)
1272 struct atl2_adapter
*adapter
;
1273 unsigned long flags
;
1275 adapter
= container_of(work
, struct atl2_adapter
, link_chg_task
);
1277 spin_lock_irqsave(&adapter
->stats_lock
, flags
);
1278 atl2_check_link(adapter
);
1279 spin_unlock_irqrestore(&adapter
->stats_lock
, flags
);
1282 static void atl2_setup_pcicmd(struct pci_dev
*pdev
)
1286 pci_read_config_word(pdev
, PCI_COMMAND
, &cmd
);
1288 if (cmd
& PCI_COMMAND_INTX_DISABLE
)
1289 cmd
&= ~PCI_COMMAND_INTX_DISABLE
;
1290 if (cmd
& PCI_COMMAND_IO
)
1291 cmd
&= ~PCI_COMMAND_IO
;
1292 if (0 == (cmd
& PCI_COMMAND_MEMORY
))
1293 cmd
|= PCI_COMMAND_MEMORY
;
1294 if (0 == (cmd
& PCI_COMMAND_MASTER
))
1295 cmd
|= PCI_COMMAND_MASTER
;
1296 pci_write_config_word(pdev
, PCI_COMMAND
, cmd
);
1299 * some motherboards BIOS(PXE/EFI) driver may set PME
1300 * while they transfer control to OS (Windows/Linux)
1301 * so we should clear this bit before NIC work normally
1303 pci_write_config_dword(pdev
, REG_PM_CTRLSTAT
, 0);
1306 #ifdef CONFIG_NET_POLL_CONTROLLER
1307 static void atl2_poll_controller(struct net_device
*netdev
)
1309 disable_irq(netdev
->irq
);
1310 atl2_intr(netdev
->irq
, netdev
);
1311 enable_irq(netdev
->irq
);
1316 * atl2_probe - Device Initialization Routine
1317 * @pdev: PCI device information struct
1318 * @ent: entry in atl2_pci_tbl
1320 * Returns 0 on success, negative on failure
1322 * atl2_probe initializes an adapter identified by a pci_dev structure.
1323 * The OS initialization, configuring of the adapter private structure,
1324 * and a hardware reset occur.
1326 static int __devinit
atl2_probe(struct pci_dev
*pdev
,
1327 const struct pci_device_id
*ent
)
1329 struct net_device
*netdev
;
1330 struct atl2_adapter
*adapter
;
1331 static int cards_found
;
1332 unsigned long mmio_start
;
1338 err
= pci_enable_device(pdev
);
1343 * atl2 is a shared-high-32-bit device, so we're stuck with 32-bit DMA
1344 * until the kernel has the proper infrastructure to support 64-bit DMA
1347 if (pci_set_dma_mask(pdev
, DMA_32BIT_MASK
) &&
1348 pci_set_consistent_dma_mask(pdev
, DMA_32BIT_MASK
)) {
1349 printk(KERN_ERR
"atl2: No usable DMA configuration, aborting\n");
1353 /* Mark all PCI regions associated with PCI device
1354 * pdev as being reserved by owner atl2_driver_name */
1355 err
= pci_request_regions(pdev
, atl2_driver_name
);
1359 /* Enables bus-mastering on the device and calls
1360 * pcibios_set_master to do the needed arch specific settings */
1361 pci_set_master(pdev
);
1364 netdev
= alloc_etherdev(sizeof(struct atl2_adapter
));
1366 goto err_alloc_etherdev
;
1368 SET_NETDEV_DEV(netdev
, &pdev
->dev
);
1370 pci_set_drvdata(pdev
, netdev
);
1371 adapter
= netdev_priv(netdev
);
1372 adapter
->netdev
= netdev
;
1373 adapter
->pdev
= pdev
;
1374 adapter
->hw
.back
= adapter
;
1376 mmio_start
= pci_resource_start(pdev
, 0x0);
1377 mmio_len
= pci_resource_len(pdev
, 0x0);
1379 adapter
->hw
.mem_rang
= (u32
)mmio_len
;
1380 adapter
->hw
.hw_addr
= ioremap(mmio_start
, mmio_len
);
1381 if (!adapter
->hw
.hw_addr
) {
1386 atl2_setup_pcicmd(pdev
);
1388 netdev
->open
= &atl2_open
;
1389 netdev
->stop
= &atl2_close
;
1390 netdev
->hard_start_xmit
= &atl2_xmit_frame
;
1391 netdev
->set_multicast_list
= &atl2_set_multi
;
1392 netdev
->set_mac_address
= &atl2_set_mac
;
1393 netdev
->change_mtu
= &atl2_change_mtu
;
1394 netdev
->do_ioctl
= &atl2_ioctl
;
1395 atl2_set_ethtool_ops(netdev
);
1397 #ifdef CONFIG_NET_POLL_CONTROLLER
1398 netdev
->poll_controller
= atl2_poll_controller
;
1400 #ifdef HAVE_TX_TIMEOUT
1401 netdev
->tx_timeout
= &atl2_tx_timeout
;
1402 netdev
->watchdog_timeo
= 5 * HZ
;
1404 #ifdef NETIF_F_HW_VLAN_TX
1405 netdev
->vlan_rx_register
= atl2_vlan_rx_register
;
1407 strncpy(netdev
->name
, pci_name(pdev
), sizeof(netdev
->name
) - 1);
1409 netdev
->mem_start
= mmio_start
;
1410 netdev
->mem_end
= mmio_start
+ mmio_len
;
1411 adapter
->bd_number
= cards_found
;
1412 adapter
->pci_using_64
= false;
1414 /* setup the private structure */
1415 err
= atl2_sw_init(adapter
);
1421 #ifdef NETIF_F_HW_VLAN_TX
1422 netdev
->features
|= (NETIF_F_HW_VLAN_TX
| NETIF_F_HW_VLAN_RX
);
1425 /* Init PHY as early as possible due to power saving issue */
1426 atl2_phy_init(&adapter
->hw
);
1428 /* reset the controller to
1429 * put the device in a known good starting state */
1431 if (atl2_reset_hw(&adapter
->hw
)) {
1436 /* copy the MAC address out of the EEPROM */
1437 atl2_read_mac_addr(&adapter
->hw
);
1438 memcpy(netdev
->dev_addr
, adapter
->hw
.mac_addr
, netdev
->addr_len
);
1439 /* FIXME: do we still need this? */
1440 #ifdef ETHTOOL_GPERMADDR
1441 memcpy(netdev
->perm_addr
, adapter
->hw
.mac_addr
, netdev
->addr_len
);
1443 if (!is_valid_ether_addr(netdev
->perm_addr
)) {
1445 if (!is_valid_ether_addr(netdev
->dev_addr
)) {
1451 atl2_check_options(adapter
);
1453 init_timer(&adapter
->watchdog_timer
);
1454 adapter
->watchdog_timer
.function
= &atl2_watchdog
;
1455 adapter
->watchdog_timer
.data
= (unsigned long) adapter
;
1457 init_timer(&adapter
->phy_config_timer
);
1458 adapter
->phy_config_timer
.function
= &atl2_phy_config
;
1459 adapter
->phy_config_timer
.data
= (unsigned long) adapter
;
1461 INIT_WORK(&adapter
->reset_task
, atl2_reset_task
);
1462 INIT_WORK(&adapter
->link_chg_task
, atl2_link_chg_task
);
1464 strcpy(netdev
->name
, "eth%d"); /* ?? */
1465 err
= register_netdev(netdev
);
1469 /* assume we have no link for now */
1470 netif_carrier_off(netdev
);
1471 netif_stop_queue(netdev
);
1481 iounmap(adapter
->hw
.hw_addr
);
1483 free_netdev(netdev
);
1485 pci_release_regions(pdev
);
1488 pci_disable_device(pdev
);
1493 * atl2_remove - Device Removal Routine
1494 * @pdev: PCI device information struct
1496 * atl2_remove is called by the PCI subsystem to alert the driver
1497 * that it should release a PCI device. The could be caused by a
1498 * Hot-Plug event, or because the driver is going to be removed from
1501 /* FIXME: write the original MAC address back in case it was changed from a
1502 * BIOS-set value, as in atl1 -- CHS */
1503 static void __devexit
atl2_remove(struct pci_dev
*pdev
)
1505 struct net_device
*netdev
= pci_get_drvdata(pdev
);
1506 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1508 /* flush_scheduled work may reschedule our watchdog task, so
1509 * explicitly disable watchdog tasks from being rescheduled */
1510 set_bit(__ATL2_DOWN
, &adapter
->flags
);
1512 del_timer_sync(&adapter
->watchdog_timer
);
1513 del_timer_sync(&adapter
->phy_config_timer
);
1515 flush_scheduled_work();
1517 unregister_netdev(netdev
);
1519 atl2_force_ps(&adapter
->hw
);
1521 iounmap(adapter
->hw
.hw_addr
);
1522 pci_release_regions(pdev
);
1524 free_netdev(netdev
);
1526 pci_disable_device(pdev
);
1529 static int atl2_suspend(struct pci_dev
*pdev
, pm_message_t state
)
1531 struct net_device
*netdev
= pci_get_drvdata(pdev
);
1532 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1533 struct atl2_hw
*hw
= &adapter
->hw
;
1536 u32 wufc
= adapter
->wol
;
1542 netif_device_detach(netdev
);
1544 if (netif_running(netdev
)) {
1545 WARN_ON(test_bit(__ATL2_RESETTING
, &adapter
->flags
));
1550 retval
= pci_save_state(pdev
);
1555 atl2_read_phy_reg(hw
, MII_BMSR
, (u16
*)&ctrl
);
1556 atl2_read_phy_reg(hw
, MII_BMSR
, (u16
*)&ctrl
);
1557 if (ctrl
& BMSR_LSTATUS
)
1558 wufc
&= ~ATLX_WUFC_LNKC
;
1560 if (0 != (ctrl
& BMSR_LSTATUS
) && 0 != wufc
) {
1562 /* get current link speed & duplex */
1563 ret_val
= atl2_get_speed_and_duplex(hw
, &speed
, &duplex
);
1566 "%s: get speed&duplex error while suspend\n",
1573 /* turn on magic packet wol */
1574 if (wufc
& ATLX_WUFC_MAG
)
1575 ctrl
|= (WOL_MAGIC_EN
| WOL_MAGIC_PME_EN
);
1577 /* ignore Link Chg event when Link is up */
1578 ATL2_WRITE_REG(hw
, REG_WOL_CTRL
, ctrl
);
1580 /* Config MAC CTRL Register */
1581 ctrl
= MAC_CTRL_RX_EN
| MAC_CTRL_MACLP_CLK_PHY
;
1582 if (FULL_DUPLEX
== adapter
->link_duplex
)
1583 ctrl
|= MAC_CTRL_DUPLX
;
1584 ctrl
|= (MAC_CTRL_ADD_CRC
| MAC_CTRL_PAD
);
1585 ctrl
|= (((u32
)adapter
->hw
.preamble_len
&
1586 MAC_CTRL_PRMLEN_MASK
) << MAC_CTRL_PRMLEN_SHIFT
);
1587 ctrl
|= (((u32
)(adapter
->hw
.retry_buf
&
1588 MAC_CTRL_HALF_LEFT_BUF_MASK
)) <<
1589 MAC_CTRL_HALF_LEFT_BUF_SHIFT
);
1590 if (wufc
& ATLX_WUFC_MAG
) {
1591 /* magic packet maybe Broadcast&multicast&Unicast */
1592 ctrl
|= MAC_CTRL_BC_EN
;
1595 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, ctrl
);
1598 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_PHYMISC
);
1599 ctrl
|= PCIE_PHYMISC_FORCE_RCV_DET
;
1600 ATL2_WRITE_REG(hw
, REG_PCIE_PHYMISC
, ctrl
);
1601 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_DLL_TX_CTRL1
);
1602 ctrl
|= PCIE_DLL_TX_CTRL1_SEL_NOR_CLK
;
1603 ATL2_WRITE_REG(hw
, REG_PCIE_DLL_TX_CTRL1
, ctrl
);
1605 pci_enable_wake(pdev
, pci_choose_state(pdev
, state
), 1);
1609 if (0 == (ctrl
&BMSR_LSTATUS
) && 0 != (wufc
&ATLX_WUFC_LNKC
)) {
1610 /* link is down, so only LINK CHG WOL event enable */
1611 ctrl
|= (WOL_LINK_CHG_EN
| WOL_LINK_CHG_PME_EN
);
1612 ATL2_WRITE_REG(hw
, REG_WOL_CTRL
, ctrl
);
1613 ATL2_WRITE_REG(hw
, REG_MAC_CTRL
, 0);
1616 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_PHYMISC
);
1617 ctrl
|= PCIE_PHYMISC_FORCE_RCV_DET
;
1618 ATL2_WRITE_REG(hw
, REG_PCIE_PHYMISC
, ctrl
);
1619 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_DLL_TX_CTRL1
);
1620 ctrl
|= PCIE_DLL_TX_CTRL1_SEL_NOR_CLK
;
1621 ATL2_WRITE_REG(hw
, REG_PCIE_DLL_TX_CTRL1
, ctrl
);
1623 hw
->phy_configured
= false; /* re-init PHY when resume */
1625 pci_enable_wake(pdev
, pci_choose_state(pdev
, state
), 1);
1632 ATL2_WRITE_REG(hw
, REG_WOL_CTRL
, 0);
1635 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_PHYMISC
);
1636 ctrl
|= PCIE_PHYMISC_FORCE_RCV_DET
;
1637 ATL2_WRITE_REG(hw
, REG_PCIE_PHYMISC
, ctrl
);
1638 ctrl
= ATL2_READ_REG(hw
, REG_PCIE_DLL_TX_CTRL1
);
1639 ctrl
|= PCIE_DLL_TX_CTRL1_SEL_NOR_CLK
;
1640 ATL2_WRITE_REG(hw
, REG_PCIE_DLL_TX_CTRL1
, ctrl
);
1643 hw
->phy_configured
= false; /* re-init PHY when resume */
1645 pci_enable_wake(pdev
, pci_choose_state(pdev
, state
), 0);
1648 if (netif_running(netdev
))
1649 atl2_free_irq(adapter
);
1651 pci_disable_device(pdev
);
1653 pci_set_power_state(pdev
, pci_choose_state(pdev
, state
));
1659 static int atl2_resume(struct pci_dev
*pdev
)
1661 struct net_device
*netdev
= pci_get_drvdata(pdev
);
1662 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1665 pci_set_power_state(pdev
, PCI_D0
);
1666 pci_restore_state(pdev
);
1668 err
= pci_enable_device(pdev
);
1671 "atl2: Cannot enable PCI device from suspend\n");
1675 pci_set_master(pdev
);
1677 ATL2_READ_REG(&adapter
->hw
, REG_WOL_CTRL
); /* clear WOL status */
1679 pci_enable_wake(pdev
, PCI_D3hot
, 0);
1680 pci_enable_wake(pdev
, PCI_D3cold
, 0);
1682 ATL2_WRITE_REG(&adapter
->hw
, REG_WOL_CTRL
, 0);
1684 err
= atl2_request_irq(adapter
);
1685 if (netif_running(netdev
) && err
)
1688 atl2_reset_hw(&adapter
->hw
);
1690 if (netif_running(netdev
))
1693 netif_device_attach(netdev
);
1699 static void atl2_shutdown(struct pci_dev
*pdev
)
1701 atl2_suspend(pdev
, PMSG_SUSPEND
);
1704 static struct pci_driver atl2_driver
= {
1705 .name
= atl2_driver_name
,
1706 .id_table
= atl2_pci_tbl
,
1707 .probe
= atl2_probe
,
1708 .remove
= __devexit_p(atl2_remove
),
1709 /* Power Managment Hooks */
1710 .suspend
= atl2_suspend
,
1712 .resume
= atl2_resume
,
1714 .shutdown
= atl2_shutdown
,
1718 * atl2_init_module - Driver Registration Routine
1720 * atl2_init_module is the first routine called when the driver is
1721 * loaded. All it does is register with the PCI subsystem.
1723 static int __init
atl2_init_module(void)
1725 printk(KERN_INFO
"%s - version %s\n", atl2_driver_string
,
1726 atl2_driver_version
);
1727 printk(KERN_INFO
"%s\n", atl2_copyright
);
1728 return pci_register_driver(&atl2_driver
);
1730 module_init(atl2_init_module
);
1733 * atl2_exit_module - Driver Exit Cleanup Routine
1735 * atl2_exit_module is called just before the driver is removed
1738 static void __exit
atl2_exit_module(void)
1740 pci_unregister_driver(&atl2_driver
);
1742 module_exit(atl2_exit_module
);
1744 static void atl2_read_pci_cfg(struct atl2_hw
*hw
, u32 reg
, u16
*value
)
1746 struct atl2_adapter
*adapter
= hw
->back
;
1747 pci_read_config_word(adapter
->pdev
, reg
, value
);
1750 static void atl2_write_pci_cfg(struct atl2_hw
*hw
, u32 reg
, u16
*value
)
1752 struct atl2_adapter
*adapter
= hw
->back
;
1753 pci_write_config_word(adapter
->pdev
, reg
, *value
);
1756 static int atl2_get_settings(struct net_device
*netdev
,
1757 struct ethtool_cmd
*ecmd
)
1759 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1760 struct atl2_hw
*hw
= &adapter
->hw
;
1762 ecmd
->supported
= (SUPPORTED_10baseT_Half
|
1763 SUPPORTED_10baseT_Full
|
1764 SUPPORTED_100baseT_Half
|
1765 SUPPORTED_100baseT_Full
|
1768 ecmd
->advertising
= ADVERTISED_TP
;
1770 ecmd
->advertising
|= ADVERTISED_Autoneg
;
1771 ecmd
->advertising
|= hw
->autoneg_advertised
;
1773 ecmd
->port
= PORT_TP
;
1774 ecmd
->phy_address
= 0;
1775 ecmd
->transceiver
= XCVR_INTERNAL
;
1777 if (adapter
->link_speed
!= SPEED_0
) {
1778 ecmd
->speed
= adapter
->link_speed
;
1779 if (adapter
->link_duplex
== FULL_DUPLEX
)
1780 ecmd
->duplex
= DUPLEX_FULL
;
1782 ecmd
->duplex
= DUPLEX_HALF
;
1788 ecmd
->autoneg
= AUTONEG_ENABLE
;
1792 static int atl2_set_settings(struct net_device
*netdev
,
1793 struct ethtool_cmd
*ecmd
)
1795 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1796 struct atl2_hw
*hw
= &adapter
->hw
;
1798 while (test_and_set_bit(__ATL2_RESETTING
, &adapter
->flags
))
1801 if (ecmd
->autoneg
== AUTONEG_ENABLE
) {
1802 #define MY_ADV_MASK (ADVERTISE_10_HALF | \
1803 ADVERTISE_10_FULL | \
1804 ADVERTISE_100_HALF| \
1807 if ((ecmd
->advertising
& MY_ADV_MASK
) == MY_ADV_MASK
) {
1808 hw
->MediaType
= MEDIA_TYPE_AUTO_SENSOR
;
1809 hw
->autoneg_advertised
= MY_ADV_MASK
;
1810 } else if ((ecmd
->advertising
& MY_ADV_MASK
) ==
1811 ADVERTISE_100_FULL
) {
1812 hw
->MediaType
= MEDIA_TYPE_100M_FULL
;
1813 hw
->autoneg_advertised
= ADVERTISE_100_FULL
;
1814 } else if ((ecmd
->advertising
& MY_ADV_MASK
) ==
1815 ADVERTISE_100_HALF
) {
1816 hw
->MediaType
= MEDIA_TYPE_100M_HALF
;
1817 hw
->autoneg_advertised
= ADVERTISE_100_HALF
;
1818 } else if ((ecmd
->advertising
& MY_ADV_MASK
) ==
1819 ADVERTISE_10_FULL
) {
1820 hw
->MediaType
= MEDIA_TYPE_10M_FULL
;
1821 hw
->autoneg_advertised
= ADVERTISE_10_FULL
;
1822 } else if ((ecmd
->advertising
& MY_ADV_MASK
) ==
1823 ADVERTISE_10_HALF
) {
1824 hw
->MediaType
= MEDIA_TYPE_10M_HALF
;
1825 hw
->autoneg_advertised
= ADVERTISE_10_HALF
;
1827 clear_bit(__ATL2_RESETTING
, &adapter
->flags
);
1830 ecmd
->advertising
= hw
->autoneg_advertised
|
1831 ADVERTISED_TP
| ADVERTISED_Autoneg
;
1833 clear_bit(__ATL2_RESETTING
, &adapter
->flags
);
1837 /* reset the link */
1838 if (netif_running(adapter
->netdev
)) {
1842 atl2_reset_hw(&adapter
->hw
);
1844 clear_bit(__ATL2_RESETTING
, &adapter
->flags
);
1848 static u32
atl2_get_tx_csum(struct net_device
*netdev
)
1850 return (netdev
->features
& NETIF_F_HW_CSUM
) != 0;
1853 static u32
atl2_get_msglevel(struct net_device
*netdev
)
1859 * It's sane for this to be empty, but we might want to take advantage of this.
1861 static void atl2_set_msglevel(struct net_device
*netdev
, u32 data
)
1865 static int atl2_get_regs_len(struct net_device
*netdev
)
1867 #define ATL2_REGS_LEN 42
1868 return sizeof(u32
) * ATL2_REGS_LEN
;
1871 static void atl2_get_regs(struct net_device
*netdev
,
1872 struct ethtool_regs
*regs
, void *p
)
1874 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1875 struct atl2_hw
*hw
= &adapter
->hw
;
1879 memset(p
, 0, sizeof(u32
) * ATL2_REGS_LEN
);
1881 regs
->version
= (1 << 24) | (hw
->revision_id
<< 16) | hw
->device_id
;
1883 regs_buff
[0] = ATL2_READ_REG(hw
, REG_VPD_CAP
);
1884 regs_buff
[1] = ATL2_READ_REG(hw
, REG_SPI_FLASH_CTRL
);
1885 regs_buff
[2] = ATL2_READ_REG(hw
, REG_SPI_FLASH_CONFIG
);
1886 regs_buff
[3] = ATL2_READ_REG(hw
, REG_TWSI_CTRL
);
1887 regs_buff
[4] = ATL2_READ_REG(hw
, REG_PCIE_DEV_MISC_CTRL
);
1888 regs_buff
[5] = ATL2_READ_REG(hw
, REG_MASTER_CTRL
);
1889 regs_buff
[6] = ATL2_READ_REG(hw
, REG_MANUAL_TIMER_INIT
);
1890 regs_buff
[7] = ATL2_READ_REG(hw
, REG_IRQ_MODU_TIMER_INIT
);
1891 regs_buff
[8] = ATL2_READ_REG(hw
, REG_PHY_ENABLE
);
1892 regs_buff
[9] = ATL2_READ_REG(hw
, REG_CMBDISDMA_TIMER
);
1893 regs_buff
[10] = ATL2_READ_REG(hw
, REG_IDLE_STATUS
);
1894 regs_buff
[11] = ATL2_READ_REG(hw
, REG_MDIO_CTRL
);
1895 regs_buff
[12] = ATL2_READ_REG(hw
, REG_SERDES_LOCK
);
1896 regs_buff
[13] = ATL2_READ_REG(hw
, REG_MAC_CTRL
);
1897 regs_buff
[14] = ATL2_READ_REG(hw
, REG_MAC_IPG_IFG
);
1898 regs_buff
[15] = ATL2_READ_REG(hw
, REG_MAC_STA_ADDR
);
1899 regs_buff
[16] = ATL2_READ_REG(hw
, REG_MAC_STA_ADDR
+4);
1900 regs_buff
[17] = ATL2_READ_REG(hw
, REG_RX_HASH_TABLE
);
1901 regs_buff
[18] = ATL2_READ_REG(hw
, REG_RX_HASH_TABLE
+4);
1902 regs_buff
[19] = ATL2_READ_REG(hw
, REG_MAC_HALF_DUPLX_CTRL
);
1903 regs_buff
[20] = ATL2_READ_REG(hw
, REG_MTU
);
1904 regs_buff
[21] = ATL2_READ_REG(hw
, REG_WOL_CTRL
);
1905 regs_buff
[22] = ATL2_READ_REG(hw
, REG_SRAM_TXRAM_END
);
1906 regs_buff
[23] = ATL2_READ_REG(hw
, REG_DESC_BASE_ADDR_HI
);
1907 regs_buff
[24] = ATL2_READ_REG(hw
, REG_TXD_BASE_ADDR_LO
);
1908 regs_buff
[25] = ATL2_READ_REG(hw
, REG_TXD_MEM_SIZE
);
1909 regs_buff
[26] = ATL2_READ_REG(hw
, REG_TXS_BASE_ADDR_LO
);
1910 regs_buff
[27] = ATL2_READ_REG(hw
, REG_TXS_MEM_SIZE
);
1911 regs_buff
[28] = ATL2_READ_REG(hw
, REG_RXD_BASE_ADDR_LO
);
1912 regs_buff
[29] = ATL2_READ_REG(hw
, REG_RXD_BUF_NUM
);
1913 regs_buff
[30] = ATL2_READ_REG(hw
, REG_DMAR
);
1914 regs_buff
[31] = ATL2_READ_REG(hw
, REG_TX_CUT_THRESH
);
1915 regs_buff
[32] = ATL2_READ_REG(hw
, REG_DMAW
);
1916 regs_buff
[33] = ATL2_READ_REG(hw
, REG_PAUSE_ON_TH
);
1917 regs_buff
[34] = ATL2_READ_REG(hw
, REG_PAUSE_OFF_TH
);
1918 regs_buff
[35] = ATL2_READ_REG(hw
, REG_MB_TXD_WR_IDX
);
1919 regs_buff
[36] = ATL2_READ_REG(hw
, REG_MB_RXD_RD_IDX
);
1920 regs_buff
[38] = ATL2_READ_REG(hw
, REG_ISR
);
1921 regs_buff
[39] = ATL2_READ_REG(hw
, REG_IMR
);
1923 atl2_read_phy_reg(hw
, MII_BMCR
, &phy_data
);
1924 regs_buff
[40] = (u32
)phy_data
;
1925 atl2_read_phy_reg(hw
, MII_BMSR
, &phy_data
);
1926 regs_buff
[41] = (u32
)phy_data
;
1929 static int atl2_get_eeprom_len(struct net_device
*netdev
)
1931 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1933 if (!atl2_check_eeprom_exist(&adapter
->hw
))
1939 static int atl2_get_eeprom(struct net_device
*netdev
,
1940 struct ethtool_eeprom
*eeprom
, u8
*bytes
)
1942 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1943 struct atl2_hw
*hw
= &adapter
->hw
;
1945 int first_dword
, last_dword
;
1949 if (eeprom
->len
== 0)
1952 if (atl2_check_eeprom_exist(hw
))
1955 eeprom
->magic
= hw
->vendor_id
| (hw
->device_id
<< 16);
1957 first_dword
= eeprom
->offset
>> 2;
1958 last_dword
= (eeprom
->offset
+ eeprom
->len
- 1) >> 2;
1960 eeprom_buff
= kmalloc(sizeof(u32
) * (last_dword
- first_dword
+ 1),
1965 for (i
= first_dword
; i
< last_dword
; i
++) {
1966 if (!atl2_read_eeprom(hw
, i
*4, &(eeprom_buff
[i
-first_dword
])))
1970 memcpy(bytes
, (u8
*)eeprom_buff
+ (eeprom
->offset
& 3),
1977 static int atl2_set_eeprom(struct net_device
*netdev
,
1978 struct ethtool_eeprom
*eeprom
, u8
*bytes
)
1980 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
1981 struct atl2_hw
*hw
= &adapter
->hw
;
1984 int max_len
, first_dword
, last_dword
, ret_val
= 0;
1987 if (eeprom
->len
== 0)
1990 if (eeprom
->magic
!= (hw
->vendor_id
| (hw
->device_id
<< 16)))
1995 first_dword
= eeprom
->offset
>> 2;
1996 last_dword
= (eeprom
->offset
+ eeprom
->len
- 1) >> 2;
1997 eeprom_buff
= kmalloc(max_len
, GFP_KERNEL
);
2001 ptr
= (u32
*)eeprom_buff
;
2003 if (eeprom
->offset
& 3) {
2004 /* need read/modify/write of first changed EEPROM word */
2005 /* only the second byte of the word is being modified */
2006 if (!atl2_read_eeprom(hw
, first_dword
*4, &(eeprom_buff
[0])))
2010 if (((eeprom
->offset
+ eeprom
->len
) & 3)) {
2012 * need read/modify/write of last changed EEPROM word
2013 * only the first byte of the word is being modified
2015 if (!atl2_read_eeprom(hw
, last_dword
* 4,
2016 &(eeprom_buff
[last_dword
- first_dword
])))
2020 /* Device's eeprom is always little-endian, word addressable */
2021 memcpy(ptr
, bytes
, eeprom
->len
);
2023 for (i
= 0; i
< last_dword
- first_dword
+ 1; i
++) {
2024 if (!atl2_write_eeprom(hw
, ((first_dword
+i
)*4), eeprom_buff
[i
]))
2032 static void atl2_get_drvinfo(struct net_device
*netdev
,
2033 struct ethtool_drvinfo
*drvinfo
)
2035 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
2037 strncpy(drvinfo
->driver
, atl2_driver_name
, 32);
2038 strncpy(drvinfo
->version
, atl2_driver_version
, 32);
2039 strncpy(drvinfo
->fw_version
, "L2", 32);
2040 strncpy(drvinfo
->bus_info
, pci_name(adapter
->pdev
), 32);
2041 drvinfo
->n_stats
= 0;
2042 drvinfo
->testinfo_len
= 0;
2043 drvinfo
->regdump_len
= atl2_get_regs_len(netdev
);
2044 drvinfo
->eedump_len
= atl2_get_eeprom_len(netdev
);
2047 static void atl2_get_wol(struct net_device
*netdev
,
2048 struct ethtool_wolinfo
*wol
)
2050 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
2052 wol
->supported
= WAKE_MAGIC
;
2055 if (adapter
->wol
& ATLX_WUFC_EX
)
2056 wol
->wolopts
|= WAKE_UCAST
;
2057 if (adapter
->wol
& ATLX_WUFC_MC
)
2058 wol
->wolopts
|= WAKE_MCAST
;
2059 if (adapter
->wol
& ATLX_WUFC_BC
)
2060 wol
->wolopts
|= WAKE_BCAST
;
2061 if (adapter
->wol
& ATLX_WUFC_MAG
)
2062 wol
->wolopts
|= WAKE_MAGIC
;
2063 if (adapter
->wol
& ATLX_WUFC_LNKC
)
2064 wol
->wolopts
|= WAKE_PHY
;
2067 static int atl2_set_wol(struct net_device
*netdev
, struct ethtool_wolinfo
*wol
)
2069 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
2071 if (wol
->wolopts
& (WAKE_ARP
| WAKE_MAGICSECURE
))
2074 if (wol
->wolopts
& (WAKE_MCAST
|WAKE_BCAST
|WAKE_MCAST
))
2077 /* these settings will always override what we currently have */
2080 if (wol
->wolopts
& WAKE_MAGIC
)
2081 adapter
->wol
|= ATLX_WUFC_MAG
;
2082 if (wol
->wolopts
& WAKE_PHY
)
2083 adapter
->wol
|= ATLX_WUFC_LNKC
;
2088 static int atl2_nway_reset(struct net_device
*netdev
)
2090 struct atl2_adapter
*adapter
= netdev_priv(netdev
);
2091 if (netif_running(netdev
))
2092 atl2_reinit_locked(adapter
);
2096 static struct ethtool_ops atl2_ethtool_ops
= {
2097 .get_settings
= atl2_get_settings
,
2098 .set_settings
= atl2_set_settings
,
2099 .get_drvinfo
= atl2_get_drvinfo
,
2100 .get_regs_len
= atl2_get_regs_len
,
2101 .get_regs
= atl2_get_regs
,
2102 .get_wol
= atl2_get_wol
,
2103 .set_wol
= atl2_set_wol
,
2104 .get_msglevel
= atl2_get_msglevel
,
2105 .set_msglevel
= atl2_set_msglevel
,
2106 .nway_reset
= atl2_nway_reset
,
2107 .get_link
= ethtool_op_get_link
,
2108 .get_eeprom_len
= atl2_get_eeprom_len
,
2109 .get_eeprom
= atl2_get_eeprom
,
2110 .set_eeprom
= atl2_set_eeprom
,
2111 .get_tx_csum
= atl2_get_tx_csum
,
2112 .get_sg
= ethtool_op_get_sg
,
2113 .set_sg
= ethtool_op_set_sg
,
2115 .get_tso
= ethtool_op_get_tso
,
2119 static void atl2_set_ethtool_ops(struct net_device
*netdev
)
2121 SET_ETHTOOL_OPS(netdev
, &atl2_ethtool_ops
);
2124 #define LBYTESWAP(a) ((((a) & 0x00ff00ff) << 8) | \
2125 (((a) & 0xff00ff00) >> 8))
2126 #define LONGSWAP(a) ((LBYTESWAP(a) << 16) | (LBYTESWAP(a) >> 16))
2127 #define SHORTSWAP(a) (((a) << 8) | ((a) >> 8))
2130 * Reset the transmit and receive units; mask and clear all interrupts.
2132 * hw - Struct containing variables accessed by shared code
2133 * return : 0 or idle status (if error)
2135 static s32
atl2_reset_hw(struct atl2_hw
*hw
)
2138 u16 pci_cfg_cmd_word
;
2141 /* Workaround for PCI problem when BIOS sets MMRBC incorrectly. */
2142 atl2_read_pci_cfg(hw
, PCI_REG_COMMAND
, &pci_cfg_cmd_word
);
2143 if ((pci_cfg_cmd_word
&
2144 (CMD_IO_SPACE
|CMD_MEMORY_SPACE
|CMD_BUS_MASTER
)) !=
2145 (CMD_IO_SPACE
|CMD_MEMORY_SPACE
|CMD_BUS_MASTER
)) {
2147 (CMD_IO_SPACE
|CMD_MEMORY_SPACE
|CMD_BUS_MASTER
);
2148 atl2_write_pci_cfg(hw
, PCI_REG_COMMAND
, &pci_cfg_cmd_word
);
2151 /* Clear Interrupt mask to stop board from generating
2152 * interrupts & Clear any pending interrupt events
2155 /* ATL2_WRITE_REG(hw, REG_IMR, 0); */
2156 /* ATL2_WRITE_REG(hw, REG_ISR, 0xffffffff); */
2158 /* Issue Soft Reset to the MAC. This will reset the chip's
2159 * transmit, receive, DMA. It will not effect
2160 * the current PCI configuration. The global reset bit is self-
2161 * clearing, and should clear within a microsecond.
2163 ATL2_WRITE_REG(hw
, REG_MASTER_CTRL
, MASTER_CTRL_SOFT_RST
);
2165 msleep(1); /* delay about 1ms */
2167 /* Wait at least 10ms for All module to be Idle */
2168 for (i
= 0; i
< 10; i
++) {
2169 icr
= ATL2_READ_REG(hw
, REG_IDLE_STATUS
);
2172 msleep(1); /* delay 1 ms */
2182 #define CUSTOM_SPI_CS_SETUP 2
2183 #define CUSTOM_SPI_CLK_HI 2
2184 #define CUSTOM_SPI_CLK_LO 2
2185 #define CUSTOM_SPI_CS_HOLD 2
2186 #define CUSTOM_SPI_CS_HI 3
2188 static struct atl2_spi_flash_dev flash_table
[] =
2190 /* MFR WRSR READ PROGRAM WREN WRDI RDSR RDID SECTOR_ERASE CHIP_ERASE */
2191 {"Atmel", 0x0, 0x03, 0x02, 0x06, 0x04, 0x05, 0x15, 0x52, 0x62 },
2192 {"SST", 0x01, 0x03, 0x02, 0x06, 0x04, 0x05, 0x90, 0x20, 0x60 },
2193 {"ST", 0x01, 0x03, 0x02, 0x06, 0x04, 0x05, 0xAB, 0xD8, 0xC7 },
2196 static bool atl2_spi_read(struct atl2_hw
*hw
, u32 addr
, u32
*buf
)
2201 ATL2_WRITE_REG(hw
, REG_SPI_DATA
, 0);
2202 ATL2_WRITE_REG(hw
, REG_SPI_ADDR
, addr
);
2204 value
= SPI_FLASH_CTRL_WAIT_READY
|
2205 (CUSTOM_SPI_CS_SETUP
& SPI_FLASH_CTRL_CS_SETUP_MASK
) <<
2206 SPI_FLASH_CTRL_CS_SETUP_SHIFT
|
2207 (CUSTOM_SPI_CLK_HI
& SPI_FLASH_CTRL_CLK_HI_MASK
) <<
2208 SPI_FLASH_CTRL_CLK_HI_SHIFT
|
2209 (CUSTOM_SPI_CLK_LO
& SPI_FLASH_CTRL_CLK_LO_MASK
) <<
2210 SPI_FLASH_CTRL_CLK_LO_SHIFT
|
2211 (CUSTOM_SPI_CS_HOLD
& SPI_FLASH_CTRL_CS_HOLD_MASK
) <<
2212 SPI_FLASH_CTRL_CS_HOLD_SHIFT
|
2213 (CUSTOM_SPI_CS_HI
& SPI_FLASH_CTRL_CS_HI_MASK
) <<
2214 SPI_FLASH_CTRL_CS_HI_SHIFT
|
2215 (0x1 & SPI_FLASH_CTRL_INS_MASK
) << SPI_FLASH_CTRL_INS_SHIFT
;
2217 ATL2_WRITE_REG(hw
, REG_SPI_FLASH_CTRL
, value
);
2219 value
|= SPI_FLASH_CTRL_START
;
2221 ATL2_WRITE_REG(hw
, REG_SPI_FLASH_CTRL
, value
);
2223 for (i
= 0; i
< 10; i
++) {
2225 value
= ATL2_READ_REG(hw
, REG_SPI_FLASH_CTRL
);
2226 if (!(value
& SPI_FLASH_CTRL_START
))
2230 if (value
& SPI_FLASH_CTRL_START
)
2233 *buf
= ATL2_READ_REG(hw
, REG_SPI_DATA
);
2239 * get_permanent_address
2240 * return 0 if get valid mac address,
2242 static int get_permanent_address(struct atl2_hw
*hw
)
2247 u8 EthAddr
[NODE_ADDRESS_SIZE
];
2250 if (is_valid_ether_addr(hw
->perm_mac_addr
))
2256 if (!atl2_check_eeprom_exist(hw
)) { /* eeprom exists */
2260 /* Read out all EEPROM content */
2263 if (atl2_read_eeprom(hw
, i
+ 0x100, &Control
)) {
2265 if (Register
== REG_MAC_STA_ADDR
)
2267 else if (Register
==
2268 (REG_MAC_STA_ADDR
+ 4))
2271 } else if ((Control
& 0xff) == 0x5A) {
2273 Register
= (u16
) (Control
>> 16);
2275 /* assume data end while encount an invalid KEYWORD */
2279 break; /* read error */
2284 *(u32
*) &EthAddr
[2] = LONGSWAP(Addr
[0]);
2285 *(u16
*) &EthAddr
[0] = SHORTSWAP(*(u16
*) &Addr
[1]);
2287 if (is_valid_ether_addr(EthAddr
)) {
2288 memcpy(hw
->perm_mac_addr
, EthAddr
, NODE_ADDRESS_SIZE
);
2294 /* see if SPI flash exists? */
2301 if (atl2_spi_read(hw
, i
+ 0x1f000, &Control
)) {
2303 if (Register
== REG_MAC_STA_ADDR
)
2305 else if (Register
== (REG_MAC_STA_ADDR
+ 4))
2308 } else if ((Control
& 0xff) == 0x5A) {
2310 Register
= (u16
) (Control
>> 16);
2312 break; /* data end */
2315 break; /* read error */
2320 *(u32
*) &EthAddr
[2] = LONGSWAP(Addr
[0]);
2321 *(u16
*) &EthAddr
[0] = SHORTSWAP(*(u16
*)&Addr
[1]);
2322 if (is_valid_ether_addr(EthAddr
)) {
2323 memcpy(hw
->perm_mac_addr
, EthAddr
, NODE_ADDRESS_SIZE
);
2326 /* maybe MAC-address is from BIOS */
2327 Addr
[0] = ATL2_READ_REG(hw
, REG_MAC_STA_ADDR
);
2328 Addr
[1] = ATL2_READ_REG(hw
, REG_MAC_STA_ADDR
+ 4);
2329 *(u32
*) &EthAddr
[2] = LONGSWAP(Addr
[0]);
2330 *(u16
*) &EthAddr
[0] = SHORTSWAP(*(u16
*) &Addr
[1]);
2332 if (is_valid_ether_addr(EthAddr
)) {
2333 memcpy(hw
->perm_mac_addr
, EthAddr
, NODE_ADDRESS_SIZE
);
2341 * Reads the adapter's MAC address from the EEPROM
2343 * hw - Struct containing variables accessed by shared code
2345 static s32
atl2_read_mac_addr(struct atl2_hw
*hw
)
2349 if (get_permanent_address(hw
)) {
2351 /* FIXME: shouldn't we use random_ether_addr() here? */
2352 hw
->perm_mac_addr
[0] = 0x00;
2353 hw
->perm_mac_addr
[1] = 0x13;
2354 hw
->perm_mac_addr
[2] = 0x74;
2355 hw
->perm_mac_addr
[3] = 0x00;
2356 hw
->perm_mac_addr
[4] = 0x5c;
2357 hw
->perm_mac_addr
[5] = 0x38;
2360 for (i
= 0; i
< NODE_ADDRESS_SIZE
; i
++)
2361 hw
->mac_addr
[i
] = hw
->perm_mac_addr
[i
];
2367 * Hashes an address to determine its location in the multicast table
2369 * hw - Struct containing variables accessed by shared code
2370 * mc_addr - the multicast address to hash
2374 * set hash value for a multicast address
2375 * hash calcu processing :
2376 * 1. calcu 32bit CRC for multicast address
2377 * 2. reverse crc with MSB to LSB
2379 static u32
atl2_hash_mc_addr(struct atl2_hw
*hw
, u8
*mc_addr
)
2385 crc32
= ether_crc_le(6, mc_addr
);
2387 for (i
= 0; i
< 32; i
++)
2388 value
|= (((crc32
>> i
) & 1) << (31 - i
));
2394 * Sets the bit in the multicast table corresponding to the hash value.
2396 * hw - Struct containing variables accessed by shared code
2397 * hash_value - Multicast address hash value
2399 static void atl2_hash_set(struct atl2_hw
*hw
, u32 hash_value
)
2401 u32 hash_bit
, hash_reg
;
2404 /* The HASH Table is a register array of 2 32-bit registers.
2405 * It is treated like an array of 64 bits. We want to set
2406 * bit BitArray[hash_value]. So we figure out what register
2407 * the bit is in, read it, OR in the new bit, then write
2408 * back the new value. The register is determined by the
2409 * upper 7 bits of the hash value and the bit within that
2410 * register are determined by the lower 5 bits of the value.
2412 hash_reg
= (hash_value
>> 31) & 0x1;
2413 hash_bit
= (hash_value
>> 26) & 0x1F;
2415 mta
= ATL2_READ_REG_ARRAY(hw
, REG_RX_HASH_TABLE
, hash_reg
);
2417 mta
|= (1 << hash_bit
);
2419 ATL2_WRITE_REG_ARRAY(hw
, REG_RX_HASH_TABLE
, hash_reg
, mta
);
2423 * atl2_init_pcie - init PCIE module
2425 static void atl2_init_pcie(struct atl2_hw
*hw
)
2428 value
= LTSSM_TEST_MODE_DEF
;
2429 ATL2_WRITE_REG(hw
, REG_LTSSM_TEST_MODE
, value
);
2431 value
= PCIE_DLL_TX_CTRL1_DEF
;
2432 ATL2_WRITE_REG(hw
, REG_PCIE_DLL_TX_CTRL1
, value
);
2435 static void atl2_init_flash_opcode(struct atl2_hw
*hw
)
2437 if (hw
->flash_vendor
>= ARRAY_SIZE(flash_table
))
2438 hw
->flash_vendor
= 0; /* ATMEL */
2441 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_PROGRAM
,
2442 flash_table
[hw
->flash_vendor
].cmdPROGRAM
);
2443 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_SC_ERASE
,
2444 flash_table
[hw
->flash_vendor
].cmdSECTOR_ERASE
);
2445 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_CHIP_ERASE
,
2446 flash_table
[hw
->flash_vendor
].cmdCHIP_ERASE
);
2447 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_RDID
,
2448 flash_table
[hw
->flash_vendor
].cmdRDID
);
2449 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_WREN
,
2450 flash_table
[hw
->flash_vendor
].cmdWREN
);
2451 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_RDSR
,
2452 flash_table
[hw
->flash_vendor
].cmdRDSR
);
2453 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_WRSR
,
2454 flash_table
[hw
->flash_vendor
].cmdWRSR
);
2455 ATL2_WRITE_REGB(hw
, REG_SPI_FLASH_OP_READ
,
2456 flash_table
[hw
->flash_vendor
].cmdREAD
);
2459 /********************************************************************
2460 * Performs basic configuration of the adapter.
2462 * hw - Struct containing variables accessed by shared code
2463 * Assumes that the controller has previously been reset and is in a
2464 * post-reset uninitialized state. Initializes multicast table,
2465 * and Calls routines to setup link
2466 * Leaves the transmit and receive units disabled and uninitialized.
2467 ********************************************************************/
2468 static s32
atl2_init_hw(struct atl2_hw
*hw
)
2474 /* Zero out the Multicast HASH table */
2475 /* clear the old settings from the multicast hash table */
2476 ATL2_WRITE_REG(hw
, REG_RX_HASH_TABLE
, 0);
2477 ATL2_WRITE_REG_ARRAY(hw
, REG_RX_HASH_TABLE
, 1, 0);
2479 atl2_init_flash_opcode(hw
);
2481 ret_val
= atl2_phy_init(hw
);
2487 * Detects the current speed and duplex settings of the hardware.
2489 * hw - Struct containing variables accessed by shared code
2490 * speed - Speed of the connection
2491 * duplex - Duplex setting of the connection
2493 static s32
atl2_get_speed_and_duplex(struct atl2_hw
*hw
, u16
*speed
,
2499 /* Read PHY Specific Status Register (17) */
2500 ret_val
= atl2_read_phy_reg(hw
, MII_ATLX_PSSR
, &phy_data
);
2504 if (!(phy_data
& MII_ATLX_PSSR_SPD_DPLX_RESOLVED
))
2505 return ATLX_ERR_PHY_RES
;
2507 switch (phy_data
& MII_ATLX_PSSR_SPEED
) {
2508 case MII_ATLX_PSSR_100MBS
:
2511 case MII_ATLX_PSSR_10MBS
:
2515 return ATLX_ERR_PHY_SPEED
;
2519 if (phy_data
& MII_ATLX_PSSR_DPLX
)
2520 *duplex
= FULL_DUPLEX
;
2522 *duplex
= HALF_DUPLEX
;
2528 * Reads the value from a PHY register
2529 * hw - Struct containing variables accessed by shared code
2530 * reg_addr - address of the PHY register to read
2532 static s32
atl2_read_phy_reg(struct atl2_hw
*hw
, u16 reg_addr
, u16
*phy_data
)
2537 val
= ((u32
)(reg_addr
& MDIO_REG_ADDR_MASK
)) << MDIO_REG_ADDR_SHIFT
|
2541 MDIO_CLK_25_4
<< MDIO_CLK_SEL_SHIFT
;
2542 ATL2_WRITE_REG(hw
, REG_MDIO_CTRL
, val
);
2546 for (i
= 0; i
< MDIO_WAIT_TIMES
; i
++) {
2548 val
= ATL2_READ_REG(hw
, REG_MDIO_CTRL
);
2549 if (!(val
& (MDIO_START
| MDIO_BUSY
)))
2553 if (!(val
& (MDIO_START
| MDIO_BUSY
))) {
2554 *phy_data
= (u16
)val
;
2558 return ATLX_ERR_PHY
;
2562 * Writes a value to a PHY register
2563 * hw - Struct containing variables accessed by shared code
2564 * reg_addr - address of the PHY register to write
2565 * data - data to write to the PHY
2567 static s32
atl2_write_phy_reg(struct atl2_hw
*hw
, u32 reg_addr
, u16 phy_data
)
2572 val
= ((u32
)(phy_data
& MDIO_DATA_MASK
)) << MDIO_DATA_SHIFT
|
2573 (reg_addr
& MDIO_REG_ADDR_MASK
) << MDIO_REG_ADDR_SHIFT
|
2576 MDIO_CLK_25_4
<< MDIO_CLK_SEL_SHIFT
;
2577 ATL2_WRITE_REG(hw
, REG_MDIO_CTRL
, val
);
2581 for (i
= 0; i
< MDIO_WAIT_TIMES
; i
++) {
2583 val
= ATL2_READ_REG(hw
, REG_MDIO_CTRL
);
2584 if (!(val
& (MDIO_START
| MDIO_BUSY
)))
2590 if (!(val
& (MDIO_START
| MDIO_BUSY
)))
2593 return ATLX_ERR_PHY
;
2597 * Configures PHY autoneg and flow control advertisement settings
2599 * hw - Struct containing variables accessed by shared code
2601 static s32
atl2_phy_setup_autoneg_adv(struct atl2_hw
*hw
)
2604 s16 mii_autoneg_adv_reg
;
2606 /* Read the MII Auto-Neg Advertisement Register (Address 4). */
2607 mii_autoneg_adv_reg
= MII_AR_DEFAULT_CAP_MASK
;
2609 /* Need to parse autoneg_advertised and set up
2610 * the appropriate PHY registers. First we will parse for
2611 * autoneg_advertised software override. Since we can advertise
2612 * a plethora of combinations, we need to check each bit
2616 /* First we clear all the 10/100 mb speed bits in the Auto-Neg
2617 * Advertisement Register (Address 4) and the 1000 mb speed bits in
2618 * the 1000Base-T Control Register (Address 9). */
2619 mii_autoneg_adv_reg
&= ~MII_AR_SPEED_MASK
;
2621 /* Need to parse MediaType and setup the
2622 * appropriate PHY registers. */
2623 switch (hw
->MediaType
) {
2624 case MEDIA_TYPE_AUTO_SENSOR
:
2625 mii_autoneg_adv_reg
|=
2626 (MII_AR_10T_HD_CAPS
|
2627 MII_AR_10T_FD_CAPS
|
2628 MII_AR_100TX_HD_CAPS
|
2629 MII_AR_100TX_FD_CAPS
);
2630 hw
->autoneg_advertised
=
2636 case MEDIA_TYPE_100M_FULL
:
2637 mii_autoneg_adv_reg
|= MII_AR_100TX_FD_CAPS
;
2638 hw
->autoneg_advertised
= ADVERTISE_100_FULL
;
2640 case MEDIA_TYPE_100M_HALF
:
2641 mii_autoneg_adv_reg
|= MII_AR_100TX_HD_CAPS
;
2642 hw
->autoneg_advertised
= ADVERTISE_100_HALF
;
2644 case MEDIA_TYPE_10M_FULL
:
2645 mii_autoneg_adv_reg
|= MII_AR_10T_FD_CAPS
;
2646 hw
->autoneg_advertised
= ADVERTISE_10_FULL
;
2649 mii_autoneg_adv_reg
|= MII_AR_10T_HD_CAPS
;
2650 hw
->autoneg_advertised
= ADVERTISE_10_HALF
;
2654 /* flow control fixed to enable all */
2655 mii_autoneg_adv_reg
|= (MII_AR_ASM_DIR
| MII_AR_PAUSE
);
2657 hw
->mii_autoneg_adv_reg
= mii_autoneg_adv_reg
;
2659 ret_val
= atl2_write_phy_reg(hw
, MII_ADVERTISE
, mii_autoneg_adv_reg
);
2668 * Resets the PHY and make all config validate
2670 * hw - Struct containing variables accessed by shared code
2672 * Sets bit 15 and 12 of the MII Control regiser (for F001 bug)
2674 static s32
atl2_phy_commit(struct atl2_hw
*hw
)
2679 phy_data
= MII_CR_RESET
| MII_CR_AUTO_NEG_EN
| MII_CR_RESTART_AUTO_NEG
;
2680 ret_val
= atl2_write_phy_reg(hw
, MII_BMCR
, phy_data
);
2684 /* pcie serdes link may be down ! */
2685 for (i
= 0; i
< 25; i
++) {
2687 val
= ATL2_READ_REG(hw
, REG_MDIO_CTRL
);
2688 if (!(val
& (MDIO_START
| MDIO_BUSY
)))
2692 if (0 != (val
& (MDIO_START
| MDIO_BUSY
))) {
2693 printk(KERN_ERR
"atl2: PCIe link down for at least 25ms !\n");
2700 static s32
atl2_phy_init(struct atl2_hw
*hw
)
2705 if (hw
->phy_configured
)
2709 ATL2_WRITE_REGW(hw
, REG_PHY_ENABLE
, 1);
2710 ATL2_WRITE_FLUSH(hw
);
2713 /* check if the PHY is in powersaving mode */
2714 atl2_write_phy_reg(hw
, MII_DBG_ADDR
, 0);
2715 atl2_read_phy_reg(hw
, MII_DBG_DATA
, &phy_val
);
2717 /* 024E / 124E 0r 0274 / 1274 ? */
2718 if (phy_val
& 0x1000) {
2720 atl2_write_phy_reg(hw
, MII_DBG_DATA
, phy_val
);
2725 /*Enable PHY LinkChange Interrupt */
2726 ret_val
= atl2_write_phy_reg(hw
, 18, 0xC00);
2730 /* setup AutoNeg parameters */
2731 ret_val
= atl2_phy_setup_autoneg_adv(hw
);
2735 /* SW.Reset & En-Auto-Neg to restart Auto-Neg */
2736 ret_val
= atl2_phy_commit(hw
);
2740 hw
->phy_configured
= true;
2745 static void atl2_set_mac_addr(struct atl2_hw
*hw
)
2748 /* 00-0B-6A-F6-00-DC
2749 * 0: 6AF600DC 1: 000B
2751 value
= (((u32
)hw
->mac_addr
[2]) << 24) |
2752 (((u32
)hw
->mac_addr
[3]) << 16) |
2753 (((u32
)hw
->mac_addr
[4]) << 8) |
2754 (((u32
)hw
->mac_addr
[5]));
2755 ATL2_WRITE_REG_ARRAY(hw
, REG_MAC_STA_ADDR
, 0, value
);
2757 value
= (((u32
)hw
->mac_addr
[0]) << 8) |
2758 (((u32
)hw
->mac_addr
[1]));
2759 ATL2_WRITE_REG_ARRAY(hw
, REG_MAC_STA_ADDR
, 1, value
);
2763 * check_eeprom_exist
2764 * return 0 if eeprom exist
2766 static int atl2_check_eeprom_exist(struct atl2_hw
*hw
)
2770 value
= ATL2_READ_REG(hw
, REG_SPI_FLASH_CTRL
);
2771 if (value
& SPI_FLASH_CTRL_EN_VPD
) {
2772 value
&= ~SPI_FLASH_CTRL_EN_VPD
;
2773 ATL2_WRITE_REG(hw
, REG_SPI_FLASH_CTRL
, value
);
2775 value
= ATL2_READ_REGW(hw
, REG_PCIE_CAP_LIST
);
2776 return ((value
& 0xFF00) == 0x6C00) ? 0 : 1;
2779 /* FIXME: This doesn't look right. -- CHS */
2780 static bool atl2_write_eeprom(struct atl2_hw
*hw
, u32 offset
, u32 value
)
2785 static bool atl2_read_eeprom(struct atl2_hw
*hw
, u32 Offset
, u32
*pValue
)
2791 return false; /* address do not align */
2793 ATL2_WRITE_REG(hw
, REG_VPD_DATA
, 0);
2794 Control
= (Offset
& VPD_CAP_VPD_ADDR_MASK
) << VPD_CAP_VPD_ADDR_SHIFT
;
2795 ATL2_WRITE_REG(hw
, REG_VPD_CAP
, Control
);
2797 for (i
= 0; i
< 10; i
++) {
2799 Control
= ATL2_READ_REG(hw
, REG_VPD_CAP
);
2800 if (Control
& VPD_CAP_VPD_FLAG
)
2804 if (Control
& VPD_CAP_VPD_FLAG
) {
2805 *pValue
= ATL2_READ_REG(hw
, REG_VPD_DATA
);
2808 return false; /* timeout */
2811 static void atl2_force_ps(struct atl2_hw
*hw
)
2815 atl2_write_phy_reg(hw
, MII_DBG_ADDR
, 0);
2816 atl2_read_phy_reg(hw
, MII_DBG_DATA
, &phy_val
);
2817 atl2_write_phy_reg(hw
, MII_DBG_DATA
, phy_val
| 0x1000);
2819 atl2_write_phy_reg(hw
, MII_DBG_ADDR
, 2);
2820 atl2_write_phy_reg(hw
, MII_DBG_DATA
, 0x3000);
2821 atl2_write_phy_reg(hw
, MII_DBG_ADDR
, 3);
2822 atl2_write_phy_reg(hw
, MII_DBG_DATA
, 0);
2825 /* This is the only thing that needs to be changed to adjust the
2826 * maximum number of ports that the driver can manage.
2828 #define ATL2_MAX_NIC 4
2830 #define OPTION_UNSET -1
2831 #define OPTION_DISABLED 0
2832 #define OPTION_ENABLED 1
2834 /* All parameters are treated the same, as an integer array of values.
2835 * This macro just reduces the need to repeat the same declaration code
2836 * over and over (plus this helps to avoid typo bugs).
2838 #define ATL2_PARAM_INIT {[0 ... ATL2_MAX_NIC] = OPTION_UNSET}
2839 #ifndef module_param_array
2840 /* Module Parameters are always initialized to -1, so that the driver
2841 * can tell the difference between no user specified value or the
2842 * user asking for the default value.
2843 * The true default values are loaded in when atl2_check_options is called.
2845 * This is a GCC extension to ANSI C.
2846 * See the item "Labeled Elements in Initializers" in the section
2847 * "Extensions to the C Language Family" of the GCC documentation.
2850 #define ATL2_PARAM(X, desc) \
2851 static const int __devinitdata X[ATL2_MAX_NIC + 1] = ATL2_PARAM_INIT; \
2852 MODULE_PARM(X, "1-" __MODULE_STRING(ATL2_MAX_NIC) "i"); \
2853 MODULE_PARM_DESC(X, desc);
2855 #define ATL2_PARAM(X, desc) \
2856 static int __devinitdata X[ATL2_MAX_NIC+1] = ATL2_PARAM_INIT; \
2857 static int num_##X = 0; \
2858 module_param_array_named(X, X, int, &num_##X, 0); \
2859 MODULE_PARM_DESC(X, desc);
2863 * Transmit Memory Size
2864 * Valid Range: 64-2048
2865 * Default Value: 128
2867 #define ATL2_MIN_TX_MEMSIZE 4 /* 4KB */
2868 #define ATL2_MAX_TX_MEMSIZE 64 /* 64KB */
2869 #define ATL2_DEFAULT_TX_MEMSIZE 8 /* 8KB */
2870 ATL2_PARAM(TxMemSize
, "Bytes of Transmit Memory");
2873 * Receive Memory Block Count
2874 * Valid Range: 16-512
2875 * Default Value: 128
2877 #define ATL2_MIN_RXD_COUNT 16
2878 #define ATL2_MAX_RXD_COUNT 512
2879 #define ATL2_DEFAULT_RXD_COUNT 64
2880 ATL2_PARAM(RxMemBlock
, "Number of receive memory block");
2883 * User Specified MediaType Override
2886 * - 0 - auto-negotiate at all supported speeds
2887 * - 1 - only link at 1000Mbps Full Duplex
2888 * - 2 - only link at 100Mbps Full Duplex
2889 * - 3 - only link at 100Mbps Half Duplex
2890 * - 4 - only link at 10Mbps Full Duplex
2891 * - 5 - only link at 10Mbps Half Duplex
2894 ATL2_PARAM(MediaType
, "MediaType Select");
2897 * Interrupt Moderate Timer in units of 2048 ns (~2 us)
2898 * Valid Range: 10-65535
2899 * Default Value: 45000(90ms)
2901 #define INT_MOD_DEFAULT_CNT 100 /* 200us */
2902 #define INT_MOD_MAX_CNT 65000
2903 #define INT_MOD_MIN_CNT 50
2904 ATL2_PARAM(IntModTimer
, "Interrupt Moderator Timer");
2913 ATL2_PARAM(FlashVendor
, "SPI Flash Vendor");
2915 #define AUTONEG_ADV_DEFAULT 0x2F
2916 #define AUTONEG_ADV_MASK 0x2F
2917 #define FLOW_CONTROL_DEFAULT FLOW_CONTROL_FULL
2919 #define FLASH_VENDOR_DEFAULT 0
2920 #define FLASH_VENDOR_MIN 0
2921 #define FLASH_VENDOR_MAX 2
2923 struct atl2_option
{
2924 enum { enable_option
, range_option
, list_option
} type
;
2929 struct { /* range_option info */
2933 struct { /* list_option info */
2935 struct atl2_opt_list
{ int i
; char *str
; } *p
;
2940 static int __devinit
atl2_validate_option(int *value
, struct atl2_option
*opt
)
2943 struct atl2_opt_list
*ent
;
2945 if (*value
== OPTION_UNSET
) {
2950 switch (opt
->type
) {
2953 case OPTION_ENABLED
:
2954 printk(KERN_INFO
"%s Enabled\n", opt
->name
);
2957 case OPTION_DISABLED
:
2958 printk(KERN_INFO
"%s Disabled\n", opt
->name
);
2964 if (*value
>= opt
->arg
.r
.min
&& *value
<= opt
->arg
.r
.max
) {
2965 printk(KERN_INFO
"%s set to %i\n", opt
->name
, *value
);
2970 for (i
= 0; i
< opt
->arg
.l
.nr
; i
++) {
2971 ent
= &opt
->arg
.l
.p
[i
];
2972 if (*value
== ent
->i
) {
2973 if (ent
->str
[0] != '\0')
2974 printk(KERN_INFO
"%s\n", ent
->str
);
2983 printk(KERN_INFO
"Invalid %s specified (%i) %s\n",
2984 opt
->name
, *value
, opt
->err
);
2990 * atl2_check_options - Range Checking for Command Line Parameters
2991 * @adapter: board private structure
2993 * This routine checks all command line parameters for valid user
2994 * input. If an invalid value is given, or if no user specified
2995 * value exists, a default value is used. The final value is stored
2996 * in a variable in the adapter structure.
2998 static void __devinit
atl2_check_options(struct atl2_adapter
*adapter
)
3001 struct atl2_option opt
;
3002 int bd
= adapter
->bd_number
;
3003 if (bd
>= ATL2_MAX_NIC
) {
3004 printk(KERN_NOTICE
"Warning: no configuration for board #%i\n",
3006 printk(KERN_NOTICE
"Using defaults for all values\n");
3007 #ifndef module_param_array
3012 /* Bytes of Transmit Memory */
3013 opt
.type
= range_option
;
3014 opt
.name
= "Bytes of Transmit Memory";
3015 opt
.err
= "using default of " __MODULE_STRING(ATL2_DEFAULT_TX_MEMSIZE
);
3016 opt
.def
= ATL2_DEFAULT_TX_MEMSIZE
;
3017 opt
.arg
.r
.min
= ATL2_MIN_TX_MEMSIZE
;
3018 opt
.arg
.r
.max
= ATL2_MAX_TX_MEMSIZE
;
3019 #ifdef module_param_array
3020 if (num_TxMemSize
> bd
) {
3022 val
= TxMemSize
[bd
];
3023 atl2_validate_option(&val
, &opt
);
3024 adapter
->txd_ring_size
= ((u32
) val
) * 1024;
3025 #ifdef module_param_array
3027 adapter
->txd_ring_size
= ((u32
)opt
.def
) * 1024;
3029 /* txs ring size: */
3030 adapter
->txs_ring_size
= adapter
->txd_ring_size
/ 128;
3031 if (adapter
->txs_ring_size
> 160)
3032 adapter
->txs_ring_size
= 160;
3034 /* Receive Memory Block Count */
3035 opt
.type
= range_option
;
3036 opt
.name
= "Number of receive memory block";
3037 opt
.err
= "using default of " __MODULE_STRING(ATL2_DEFAULT_RXD_COUNT
);
3038 opt
.def
= ATL2_DEFAULT_RXD_COUNT
;
3039 opt
.arg
.r
.min
= ATL2_MIN_RXD_COUNT
;
3040 opt
.arg
.r
.max
= ATL2_MAX_RXD_COUNT
;
3041 #ifdef module_param_array
3042 if (num_RxMemBlock
> bd
) {
3044 val
= RxMemBlock
[bd
];
3045 atl2_validate_option(&val
, &opt
);
3046 adapter
->rxd_ring_size
= (u32
)val
;
3048 /* ((u16)val)&~1; */ /* even number */
3049 #ifdef module_param_array
3051 adapter
->rxd_ring_size
= (u32
)opt
.def
;
3053 /* init RXD Flow control value */
3054 adapter
->hw
.fc_rxd_hi
= (adapter
->rxd_ring_size
/ 8) * 7;
3055 adapter
->hw
.fc_rxd_lo
= (ATL2_MIN_RXD_COUNT
/ 8) >
3056 (adapter
->rxd_ring_size
/ 12) ? (ATL2_MIN_RXD_COUNT
/ 8) :
3057 (adapter
->rxd_ring_size
/ 12);
3059 /* Interrupt Moderate Timer */
3060 opt
.type
= range_option
;
3061 opt
.name
= "Interrupt Moderate Timer";
3062 opt
.err
= "using default of " __MODULE_STRING(INT_MOD_DEFAULT_CNT
);
3063 opt
.def
= INT_MOD_DEFAULT_CNT
;
3064 opt
.arg
.r
.min
= INT_MOD_MIN_CNT
;
3065 opt
.arg
.r
.max
= INT_MOD_MAX_CNT
;
3066 #ifdef module_param_array
3067 if (num_IntModTimer
> bd
) {
3069 val
= IntModTimer
[bd
];
3070 atl2_validate_option(&val
, &opt
);
3071 adapter
->imt
= (u16
) val
;
3072 #ifdef module_param_array
3074 adapter
->imt
= (u16
)(opt
.def
);
3077 opt
.type
= range_option
;
3078 opt
.name
= "SPI Flash Vendor";
3079 opt
.err
= "using default of " __MODULE_STRING(FLASH_VENDOR_DEFAULT
);
3080 opt
.def
= FLASH_VENDOR_DEFAULT
;
3081 opt
.arg
.r
.min
= FLASH_VENDOR_MIN
;
3082 opt
.arg
.r
.max
= FLASH_VENDOR_MAX
;
3083 #ifdef module_param_array
3084 if (num_FlashVendor
> bd
) {
3086 val
= FlashVendor
[bd
];
3087 atl2_validate_option(&val
, &opt
);
3088 adapter
->hw
.flash_vendor
= (u8
) val
;
3089 #ifdef module_param_array
3091 adapter
->hw
.flash_vendor
= (u8
)(opt
.def
);
3094 opt
.type
= range_option
;
3095 opt
.name
= "Speed/Duplex Selection";
3096 opt
.err
= "using default of " __MODULE_STRING(MEDIA_TYPE_AUTO_SENSOR
);
3097 opt
.def
= MEDIA_TYPE_AUTO_SENSOR
;
3098 opt
.arg
.r
.min
= MEDIA_TYPE_AUTO_SENSOR
;
3099 opt
.arg
.r
.max
= MEDIA_TYPE_10M_HALF
;
3100 #ifdef module_param_array
3101 if (num_MediaType
> bd
) {
3103 val
= MediaType
[bd
];
3104 atl2_validate_option(&val
, &opt
);
3105 adapter
->hw
.MediaType
= (u16
) val
;
3106 #ifdef module_param_array
3108 adapter
->hw
.MediaType
= (u16
)(opt
.def
);