2 * linux/drivers/mmc/host/sdhci.c - Secure Digital Host Controller Interface driver
4 * Copyright (C) 2005-2007 Pierre Ossman, All Rights Reserved.
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or (at
9 * your option) any later version.
12 #include <linux/delay.h>
13 #include <linux/highmem.h>
14 #include <linux/pci.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/scatterlist.h>
18 #include <linux/mmc/host.h>
22 #define DRIVER_NAME "sdhci"
24 #define DBG(f, x...) \
25 pr_debug(DRIVER_NAME " [%s()]: " f, __func__,## x)
27 static unsigned int debug_quirks
= 0;
30 * Different quirks to handle when the hardware deviates from a strict
31 * interpretation of the SDHCI specification.
34 /* Controller doesn't honor resets unless we touch the clock register */
35 #define SDHCI_QUIRK_CLOCK_BEFORE_RESET (1<<0)
36 /* Controller has bad caps bits, but really supports DMA */
37 #define SDHCI_QUIRK_FORCE_DMA (1<<1)
38 /* Controller doesn't like some resets when there is no card inserted. */
39 #define SDHCI_QUIRK_NO_CARD_NO_RESET (1<<2)
40 /* Controller doesn't like clearing the power reg before a change */
41 #define SDHCI_QUIRK_SINGLE_POWER_WRITE (1<<3)
42 /* Controller has flaky internal state so reset it on each ios change */
43 #define SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS (1<<4)
44 /* Controller has an unusable DMA engine */
45 #define SDHCI_QUIRK_BROKEN_DMA (1<<5)
47 static const struct pci_device_id pci_ids
[] __devinitdata
= {
49 .vendor
= PCI_VENDOR_ID_RICOH
,
50 .device
= PCI_DEVICE_ID_RICOH_R5C822
,
51 .subvendor
= PCI_VENDOR_ID_IBM
,
52 .subdevice
= PCI_ANY_ID
,
53 .driver_data
= SDHCI_QUIRK_CLOCK_BEFORE_RESET
|
54 SDHCI_QUIRK_FORCE_DMA
,
58 .vendor
= PCI_VENDOR_ID_RICOH
,
59 .device
= PCI_DEVICE_ID_RICOH_R5C822
,
60 .subvendor
= PCI_ANY_ID
,
61 .subdevice
= PCI_ANY_ID
,
62 .driver_data
= SDHCI_QUIRK_FORCE_DMA
|
63 SDHCI_QUIRK_NO_CARD_NO_RESET
,
67 .vendor
= PCI_VENDOR_ID_TI
,
68 .device
= PCI_DEVICE_ID_TI_XX21_XX11_SD
,
69 .subvendor
= PCI_ANY_ID
,
70 .subdevice
= PCI_ANY_ID
,
71 .driver_data
= SDHCI_QUIRK_FORCE_DMA
,
75 .vendor
= PCI_VENDOR_ID_ENE
,
76 .device
= PCI_DEVICE_ID_ENE_CB712_SD
,
77 .subvendor
= PCI_ANY_ID
,
78 .subdevice
= PCI_ANY_ID
,
79 .driver_data
= SDHCI_QUIRK_SINGLE_POWER_WRITE
|
80 SDHCI_QUIRK_BROKEN_DMA
,
84 .vendor
= PCI_VENDOR_ID_ENE
,
85 .device
= PCI_DEVICE_ID_ENE_CB712_SD_2
,
86 .subvendor
= PCI_ANY_ID
,
87 .subdevice
= PCI_ANY_ID
,
88 .driver_data
= SDHCI_QUIRK_SINGLE_POWER_WRITE
|
89 SDHCI_QUIRK_BROKEN_DMA
,
93 .vendor
= PCI_VENDOR_ID_ENE
,
94 .device
= PCI_DEVICE_ID_ENE_CB714_SD
,
95 .subvendor
= PCI_ANY_ID
,
96 .subdevice
= PCI_ANY_ID
,
97 .driver_data
= SDHCI_QUIRK_SINGLE_POWER_WRITE
|
98 SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS
,
102 .vendor
= PCI_VENDOR_ID_ENE
,
103 .device
= PCI_DEVICE_ID_ENE_CB714_SD_2
,
104 .subvendor
= PCI_ANY_ID
,
105 .subdevice
= PCI_ANY_ID
,
106 .driver_data
= SDHCI_QUIRK_SINGLE_POWER_WRITE
|
107 SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS
,
110 { /* Generic SD host controller */
111 PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI
<< 8), 0xFFFF00)
114 { /* end: all zeroes */ },
117 MODULE_DEVICE_TABLE(pci
, pci_ids
);
119 static void sdhci_prepare_data(struct sdhci_host
*, struct mmc_data
*);
120 static void sdhci_finish_data(struct sdhci_host
*);
122 static void sdhci_send_command(struct sdhci_host
*, struct mmc_command
*);
123 static void sdhci_finish_command(struct sdhci_host
*);
125 static void sdhci_dumpregs(struct sdhci_host
*host
)
127 printk(KERN_DEBUG DRIVER_NAME
": ============== REGISTER DUMP ==============\n");
129 printk(KERN_DEBUG DRIVER_NAME
": Sys addr: 0x%08x | Version: 0x%08x\n",
130 readl(host
->ioaddr
+ SDHCI_DMA_ADDRESS
),
131 readw(host
->ioaddr
+ SDHCI_HOST_VERSION
));
132 printk(KERN_DEBUG DRIVER_NAME
": Blk size: 0x%08x | Blk cnt: 0x%08x\n",
133 readw(host
->ioaddr
+ SDHCI_BLOCK_SIZE
),
134 readw(host
->ioaddr
+ SDHCI_BLOCK_COUNT
));
135 printk(KERN_DEBUG DRIVER_NAME
": Argument: 0x%08x | Trn mode: 0x%08x\n",
136 readl(host
->ioaddr
+ SDHCI_ARGUMENT
),
137 readw(host
->ioaddr
+ SDHCI_TRANSFER_MODE
));
138 printk(KERN_DEBUG DRIVER_NAME
": Present: 0x%08x | Host ctl: 0x%08x\n",
139 readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
),
140 readb(host
->ioaddr
+ SDHCI_HOST_CONTROL
));
141 printk(KERN_DEBUG DRIVER_NAME
": Power: 0x%08x | Blk gap: 0x%08x\n",
142 readb(host
->ioaddr
+ SDHCI_POWER_CONTROL
),
143 readb(host
->ioaddr
+ SDHCI_BLOCK_GAP_CONTROL
));
144 printk(KERN_DEBUG DRIVER_NAME
": Wake-up: 0x%08x | Clock: 0x%08x\n",
145 readb(host
->ioaddr
+ SDHCI_WAKE_UP_CONTROL
),
146 readw(host
->ioaddr
+ SDHCI_CLOCK_CONTROL
));
147 printk(KERN_DEBUG DRIVER_NAME
": Timeout: 0x%08x | Int stat: 0x%08x\n",
148 readb(host
->ioaddr
+ SDHCI_TIMEOUT_CONTROL
),
149 readl(host
->ioaddr
+ SDHCI_INT_STATUS
));
150 printk(KERN_DEBUG DRIVER_NAME
": Int enab: 0x%08x | Sig enab: 0x%08x\n",
151 readl(host
->ioaddr
+ SDHCI_INT_ENABLE
),
152 readl(host
->ioaddr
+ SDHCI_SIGNAL_ENABLE
));
153 printk(KERN_DEBUG DRIVER_NAME
": AC12 err: 0x%08x | Slot int: 0x%08x\n",
154 readw(host
->ioaddr
+ SDHCI_ACMD12_ERR
),
155 readw(host
->ioaddr
+ SDHCI_SLOT_INT_STATUS
));
156 printk(KERN_DEBUG DRIVER_NAME
": Caps: 0x%08x | Max curr: 0x%08x\n",
157 readl(host
->ioaddr
+ SDHCI_CAPABILITIES
),
158 readl(host
->ioaddr
+ SDHCI_MAX_CURRENT
));
160 printk(KERN_DEBUG DRIVER_NAME
": ===========================================\n");
163 /*****************************************************************************\
165 * Low level functions *
167 \*****************************************************************************/
169 static void sdhci_reset(struct sdhci_host
*host
, u8 mask
)
171 unsigned long timeout
;
173 if (host
->chip
->quirks
& SDHCI_QUIRK_NO_CARD_NO_RESET
) {
174 if (!(readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
) &
179 writeb(mask
, host
->ioaddr
+ SDHCI_SOFTWARE_RESET
);
181 if (mask
& SDHCI_RESET_ALL
)
184 /* Wait max 100 ms */
187 /* hw clears the bit when it's done */
188 while (readb(host
->ioaddr
+ SDHCI_SOFTWARE_RESET
) & mask
) {
190 printk(KERN_ERR
"%s: Reset 0x%x never completed.\n",
191 mmc_hostname(host
->mmc
), (int)mask
);
192 sdhci_dumpregs(host
);
200 static void sdhci_init(struct sdhci_host
*host
)
204 sdhci_reset(host
, SDHCI_RESET_ALL
);
206 intmask
= SDHCI_INT_BUS_POWER
| SDHCI_INT_DATA_END_BIT
|
207 SDHCI_INT_DATA_CRC
| SDHCI_INT_DATA_TIMEOUT
| SDHCI_INT_INDEX
|
208 SDHCI_INT_END_BIT
| SDHCI_INT_CRC
| SDHCI_INT_TIMEOUT
|
209 SDHCI_INT_CARD_REMOVE
| SDHCI_INT_CARD_INSERT
|
210 SDHCI_INT_DATA_AVAIL
| SDHCI_INT_SPACE_AVAIL
|
211 SDHCI_INT_DMA_END
| SDHCI_INT_DATA_END
| SDHCI_INT_RESPONSE
;
213 writel(intmask
, host
->ioaddr
+ SDHCI_INT_ENABLE
);
214 writel(intmask
, host
->ioaddr
+ SDHCI_SIGNAL_ENABLE
);
217 static void sdhci_activate_led(struct sdhci_host
*host
)
221 ctrl
= readb(host
->ioaddr
+ SDHCI_HOST_CONTROL
);
222 ctrl
|= SDHCI_CTRL_LED
;
223 writeb(ctrl
, host
->ioaddr
+ SDHCI_HOST_CONTROL
);
226 static void sdhci_deactivate_led(struct sdhci_host
*host
)
230 ctrl
= readb(host
->ioaddr
+ SDHCI_HOST_CONTROL
);
231 ctrl
&= ~SDHCI_CTRL_LED
;
232 writeb(ctrl
, host
->ioaddr
+ SDHCI_HOST_CONTROL
);
235 /*****************************************************************************\
239 \*****************************************************************************/
241 static inline char* sdhci_sg_to_buffer(struct sdhci_host
* host
)
243 return sg_virt(host
->cur_sg
);
246 static inline int sdhci_next_sg(struct sdhci_host
* host
)
249 * Skip to next SG entry.
257 if (host
->num_sg
> 0) {
259 host
->remain
= host
->cur_sg
->length
;
265 static void sdhci_read_block_pio(struct sdhci_host
*host
)
267 int blksize
, chunk_remain
;
272 DBG("PIO reading\n");
274 blksize
= host
->data
->blksz
;
278 buffer
= sdhci_sg_to_buffer(host
) + host
->offset
;
281 if (chunk_remain
== 0) {
282 data
= readl(host
->ioaddr
+ SDHCI_BUFFER
);
283 chunk_remain
= min(blksize
, 4);
286 size
= min(host
->remain
, chunk_remain
);
288 chunk_remain
-= size
;
290 host
->offset
+= size
;
291 host
->remain
-= size
;
294 *buffer
= data
& 0xFF;
300 if (host
->remain
== 0) {
301 if (sdhci_next_sg(host
) == 0) {
302 BUG_ON(blksize
!= 0);
305 buffer
= sdhci_sg_to_buffer(host
);
310 static void sdhci_write_block_pio(struct sdhci_host
*host
)
312 int blksize
, chunk_remain
;
317 DBG("PIO writing\n");
319 blksize
= host
->data
->blksz
;
324 buffer
= sdhci_sg_to_buffer(host
) + host
->offset
;
327 size
= min(host
->remain
, chunk_remain
);
329 chunk_remain
-= size
;
331 host
->offset
+= size
;
332 host
->remain
-= size
;
336 data
|= (u32
)*buffer
<< 24;
341 if (chunk_remain
== 0) {
342 writel(data
, host
->ioaddr
+ SDHCI_BUFFER
);
343 chunk_remain
= min(blksize
, 4);
346 if (host
->remain
== 0) {
347 if (sdhci_next_sg(host
) == 0) {
348 BUG_ON(blksize
!= 0);
351 buffer
= sdhci_sg_to_buffer(host
);
356 static void sdhci_transfer_pio(struct sdhci_host
*host
)
362 if (host
->num_sg
== 0)
365 if (host
->data
->flags
& MMC_DATA_READ
)
366 mask
= SDHCI_DATA_AVAILABLE
;
368 mask
= SDHCI_SPACE_AVAILABLE
;
370 while (readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
) & mask
) {
371 if (host
->data
->flags
& MMC_DATA_READ
)
372 sdhci_read_block_pio(host
);
374 sdhci_write_block_pio(host
);
376 if (host
->num_sg
== 0)
380 DBG("PIO transfer complete.\n");
383 static void sdhci_prepare_data(struct sdhci_host
*host
, struct mmc_data
*data
)
386 unsigned target_timeout
, current_timeout
;
394 BUG_ON(data
->blksz
* data
->blocks
> 524288);
395 BUG_ON(data
->blksz
> host
->mmc
->max_blk_size
);
396 BUG_ON(data
->blocks
> 65535);
399 host
->data_early
= 0;
402 target_timeout
= data
->timeout_ns
/ 1000 +
403 data
->timeout_clks
/ host
->clock
;
406 * Figure out needed cycles.
407 * We do this in steps in order to fit inside a 32 bit int.
408 * The first step is the minimum timeout, which will have a
409 * minimum resolution of 6 bits:
410 * (1) 2^13*1000 > 2^22,
411 * (2) host->timeout_clk < 2^16
416 current_timeout
= (1 << 13) * 1000 / host
->timeout_clk
;
417 while (current_timeout
< target_timeout
) {
419 current_timeout
<<= 1;
425 printk(KERN_WARNING
"%s: Too large timeout requested!\n",
426 mmc_hostname(host
->mmc
));
430 writeb(count
, host
->ioaddr
+ SDHCI_TIMEOUT_CONTROL
);
432 if (host
->flags
& SDHCI_USE_DMA
) {
435 count
= pci_map_sg(host
->chip
->pdev
, data
->sg
, data
->sg_len
,
436 (data
->flags
& MMC_DATA_READ
)?PCI_DMA_FROMDEVICE
:PCI_DMA_TODEVICE
);
439 writel(sg_dma_address(data
->sg
), host
->ioaddr
+ SDHCI_DMA_ADDRESS
);
441 host
->cur_sg
= data
->sg
;
442 host
->num_sg
= data
->sg_len
;
445 host
->remain
= host
->cur_sg
->length
;
448 /* We do not handle DMA boundaries, so set it to max (512 KiB) */
449 writew(SDHCI_MAKE_BLKSZ(7, data
->blksz
),
450 host
->ioaddr
+ SDHCI_BLOCK_SIZE
);
451 writew(data
->blocks
, host
->ioaddr
+ SDHCI_BLOCK_COUNT
);
454 static void sdhci_set_transfer_mode(struct sdhci_host
*host
,
455 struct mmc_data
*data
)
462 WARN_ON(!host
->data
);
464 mode
= SDHCI_TRNS_BLK_CNT_EN
;
465 if (data
->blocks
> 1)
466 mode
|= SDHCI_TRNS_MULTI
;
467 if (data
->flags
& MMC_DATA_READ
)
468 mode
|= SDHCI_TRNS_READ
;
469 if (host
->flags
& SDHCI_USE_DMA
)
470 mode
|= SDHCI_TRNS_DMA
;
472 writew(mode
, host
->ioaddr
+ SDHCI_TRANSFER_MODE
);
475 static void sdhci_finish_data(struct sdhci_host
*host
)
477 struct mmc_data
*data
;
485 if (host
->flags
& SDHCI_USE_DMA
) {
486 pci_unmap_sg(host
->chip
->pdev
, data
->sg
, data
->sg_len
,
487 (data
->flags
& MMC_DATA_READ
)?PCI_DMA_FROMDEVICE
:PCI_DMA_TODEVICE
);
491 * Controller doesn't count down when in single block mode.
493 if (data
->blocks
== 1)
494 blocks
= (data
->error
== 0) ? 0 : 1;
496 blocks
= readw(host
->ioaddr
+ SDHCI_BLOCK_COUNT
);
497 data
->bytes_xfered
= data
->blksz
* (data
->blocks
- blocks
);
499 if (!data
->error
&& blocks
) {
500 printk(KERN_ERR
"%s: Controller signalled completion even "
501 "though there were blocks left.\n",
502 mmc_hostname(host
->mmc
));
508 * The controller needs a reset of internal state machines
509 * upon error conditions.
512 sdhci_reset(host
, SDHCI_RESET_CMD
);
513 sdhci_reset(host
, SDHCI_RESET_DATA
);
516 sdhci_send_command(host
, data
->stop
);
518 tasklet_schedule(&host
->finish_tasklet
);
521 static void sdhci_send_command(struct sdhci_host
*host
, struct mmc_command
*cmd
)
525 unsigned long timeout
;
532 mask
= SDHCI_CMD_INHIBIT
;
533 if ((cmd
->data
!= NULL
) || (cmd
->flags
& MMC_RSP_BUSY
))
534 mask
|= SDHCI_DATA_INHIBIT
;
536 /* We shouldn't wait for data inihibit for stop commands, even
537 though they might use busy signaling */
538 if (host
->mrq
->data
&& (cmd
== host
->mrq
->data
->stop
))
539 mask
&= ~SDHCI_DATA_INHIBIT
;
541 while (readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
) & mask
) {
543 printk(KERN_ERR
"%s: Controller never released "
544 "inhibit bit(s).\n", mmc_hostname(host
->mmc
));
545 sdhci_dumpregs(host
);
547 tasklet_schedule(&host
->finish_tasklet
);
554 mod_timer(&host
->timer
, jiffies
+ 10 * HZ
);
558 sdhci_prepare_data(host
, cmd
->data
);
560 writel(cmd
->arg
, host
->ioaddr
+ SDHCI_ARGUMENT
);
562 sdhci_set_transfer_mode(host
, cmd
->data
);
564 if ((cmd
->flags
& MMC_RSP_136
) && (cmd
->flags
& MMC_RSP_BUSY
)) {
565 printk(KERN_ERR
"%s: Unsupported response type!\n",
566 mmc_hostname(host
->mmc
));
567 cmd
->error
= -EINVAL
;
568 tasklet_schedule(&host
->finish_tasklet
);
572 if (!(cmd
->flags
& MMC_RSP_PRESENT
))
573 flags
= SDHCI_CMD_RESP_NONE
;
574 else if (cmd
->flags
& MMC_RSP_136
)
575 flags
= SDHCI_CMD_RESP_LONG
;
576 else if (cmd
->flags
& MMC_RSP_BUSY
)
577 flags
= SDHCI_CMD_RESP_SHORT_BUSY
;
579 flags
= SDHCI_CMD_RESP_SHORT
;
581 if (cmd
->flags
& MMC_RSP_CRC
)
582 flags
|= SDHCI_CMD_CRC
;
583 if (cmd
->flags
& MMC_RSP_OPCODE
)
584 flags
|= SDHCI_CMD_INDEX
;
586 flags
|= SDHCI_CMD_DATA
;
588 writew(SDHCI_MAKE_CMD(cmd
->opcode
, flags
),
589 host
->ioaddr
+ SDHCI_COMMAND
);
592 static void sdhci_finish_command(struct sdhci_host
*host
)
596 BUG_ON(host
->cmd
== NULL
);
598 if (host
->cmd
->flags
& MMC_RSP_PRESENT
) {
599 if (host
->cmd
->flags
& MMC_RSP_136
) {
600 /* CRC is stripped so we need to do some shifting. */
601 for (i
= 0;i
< 4;i
++) {
602 host
->cmd
->resp
[i
] = readl(host
->ioaddr
+
603 SDHCI_RESPONSE
+ (3-i
)*4) << 8;
605 host
->cmd
->resp
[i
] |=
607 SDHCI_RESPONSE
+ (3-i
)*4-1);
610 host
->cmd
->resp
[0] = readl(host
->ioaddr
+ SDHCI_RESPONSE
);
614 host
->cmd
->error
= 0;
616 if (host
->data
&& host
->data_early
)
617 sdhci_finish_data(host
);
619 if (!host
->cmd
->data
)
620 tasklet_schedule(&host
->finish_tasklet
);
625 static void sdhci_set_clock(struct sdhci_host
*host
, unsigned int clock
)
629 unsigned long timeout
;
631 if (clock
== host
->clock
)
634 writew(0, host
->ioaddr
+ SDHCI_CLOCK_CONTROL
);
639 for (div
= 1;div
< 256;div
*= 2) {
640 if ((host
->max_clk
/ div
) <= clock
)
645 clk
= div
<< SDHCI_DIVIDER_SHIFT
;
646 clk
|= SDHCI_CLOCK_INT_EN
;
647 writew(clk
, host
->ioaddr
+ SDHCI_CLOCK_CONTROL
);
651 while (!((clk
= readw(host
->ioaddr
+ SDHCI_CLOCK_CONTROL
))
652 & SDHCI_CLOCK_INT_STABLE
)) {
654 printk(KERN_ERR
"%s: Internal clock never "
655 "stabilised.\n", mmc_hostname(host
->mmc
));
656 sdhci_dumpregs(host
);
663 clk
|= SDHCI_CLOCK_CARD_EN
;
664 writew(clk
, host
->ioaddr
+ SDHCI_CLOCK_CONTROL
);
670 static void sdhci_set_power(struct sdhci_host
*host
, unsigned short power
)
674 if (host
->power
== power
)
677 if (power
== (unsigned short)-1) {
678 writeb(0, host
->ioaddr
+ SDHCI_POWER_CONTROL
);
683 * Spec says that we should clear the power reg before setting
684 * a new value. Some controllers don't seem to like this though.
686 if (!(host
->chip
->quirks
& SDHCI_QUIRK_SINGLE_POWER_WRITE
))
687 writeb(0, host
->ioaddr
+ SDHCI_POWER_CONTROL
);
689 pwr
= SDHCI_POWER_ON
;
691 switch (1 << power
) {
692 case MMC_VDD_165_195
:
693 pwr
|= SDHCI_POWER_180
;
697 pwr
|= SDHCI_POWER_300
;
701 pwr
|= SDHCI_POWER_330
;
707 writeb(pwr
, host
->ioaddr
+ SDHCI_POWER_CONTROL
);
713 /*****************************************************************************\
717 \*****************************************************************************/
719 static void sdhci_request(struct mmc_host
*mmc
, struct mmc_request
*mrq
)
721 struct sdhci_host
*host
;
724 host
= mmc_priv(mmc
);
726 spin_lock_irqsave(&host
->lock
, flags
);
728 WARN_ON(host
->mrq
!= NULL
);
730 sdhci_activate_led(host
);
734 if (!(readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
) & SDHCI_CARD_PRESENT
)) {
735 host
->mrq
->cmd
->error
= -ENOMEDIUM
;
736 tasklet_schedule(&host
->finish_tasklet
);
738 sdhci_send_command(host
, mrq
->cmd
);
741 spin_unlock_irqrestore(&host
->lock
, flags
);
744 static void sdhci_set_ios(struct mmc_host
*mmc
, struct mmc_ios
*ios
)
746 struct sdhci_host
*host
;
750 host
= mmc_priv(mmc
);
752 spin_lock_irqsave(&host
->lock
, flags
);
755 * Reset the chip on each power off.
756 * Should clear out any weird states.
758 if (ios
->power_mode
== MMC_POWER_OFF
) {
759 writel(0, host
->ioaddr
+ SDHCI_SIGNAL_ENABLE
);
763 sdhci_set_clock(host
, ios
->clock
);
765 if (ios
->power_mode
== MMC_POWER_OFF
)
766 sdhci_set_power(host
, -1);
768 sdhci_set_power(host
, ios
->vdd
);
770 ctrl
= readb(host
->ioaddr
+ SDHCI_HOST_CONTROL
);
772 if (ios
->bus_width
== MMC_BUS_WIDTH_4
)
773 ctrl
|= SDHCI_CTRL_4BITBUS
;
775 ctrl
&= ~SDHCI_CTRL_4BITBUS
;
777 if (ios
->timing
== MMC_TIMING_SD_HS
)
778 ctrl
|= SDHCI_CTRL_HISPD
;
780 ctrl
&= ~SDHCI_CTRL_HISPD
;
782 writeb(ctrl
, host
->ioaddr
+ SDHCI_HOST_CONTROL
);
785 * Some (ENE) controllers go apeshit on some ios operation,
786 * signalling timeout and CRC errors even on CMD0. Resetting
787 * it on each ios seems to solve the problem.
789 if(host
->chip
->quirks
& SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS
)
790 sdhci_reset(host
, SDHCI_RESET_CMD
| SDHCI_RESET_DATA
);
793 spin_unlock_irqrestore(&host
->lock
, flags
);
796 static int sdhci_get_ro(struct mmc_host
*mmc
)
798 struct sdhci_host
*host
;
802 host
= mmc_priv(mmc
);
804 spin_lock_irqsave(&host
->lock
, flags
);
806 present
= readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
);
808 spin_unlock_irqrestore(&host
->lock
, flags
);
810 return !(present
& SDHCI_WRITE_PROTECT
);
813 static void sdhci_enable_sdio_irq(struct mmc_host
*mmc
, int enable
)
815 struct sdhci_host
*host
;
819 host
= mmc_priv(mmc
);
821 spin_lock_irqsave(&host
->lock
, flags
);
823 ier
= readl(host
->ioaddr
+ SDHCI_INT_ENABLE
);
825 ier
&= ~SDHCI_INT_CARD_INT
;
827 ier
|= SDHCI_INT_CARD_INT
;
829 writel(ier
, host
->ioaddr
+ SDHCI_INT_ENABLE
);
830 writel(ier
, host
->ioaddr
+ SDHCI_SIGNAL_ENABLE
);
834 spin_unlock_irqrestore(&host
->lock
, flags
);
837 static const struct mmc_host_ops sdhci_ops
= {
838 .request
= sdhci_request
,
839 .set_ios
= sdhci_set_ios
,
840 .get_ro
= sdhci_get_ro
,
841 .enable_sdio_irq
= sdhci_enable_sdio_irq
,
844 /*****************************************************************************\
848 \*****************************************************************************/
850 static void sdhci_tasklet_card(unsigned long param
)
852 struct sdhci_host
*host
;
855 host
= (struct sdhci_host
*)param
;
857 spin_lock_irqsave(&host
->lock
, flags
);
859 if (!(readl(host
->ioaddr
+ SDHCI_PRESENT_STATE
) & SDHCI_CARD_PRESENT
)) {
861 printk(KERN_ERR
"%s: Card removed during transfer!\n",
862 mmc_hostname(host
->mmc
));
863 printk(KERN_ERR
"%s: Resetting controller.\n",
864 mmc_hostname(host
->mmc
));
866 sdhci_reset(host
, SDHCI_RESET_CMD
);
867 sdhci_reset(host
, SDHCI_RESET_DATA
);
869 host
->mrq
->cmd
->error
= -ENOMEDIUM
;
870 tasklet_schedule(&host
->finish_tasklet
);
874 spin_unlock_irqrestore(&host
->lock
, flags
);
876 mmc_detect_change(host
->mmc
, msecs_to_jiffies(500));
879 static void sdhci_tasklet_finish(unsigned long param
)
881 struct sdhci_host
*host
;
883 struct mmc_request
*mrq
;
885 host
= (struct sdhci_host
*)param
;
887 spin_lock_irqsave(&host
->lock
, flags
);
889 del_timer(&host
->timer
);
894 * The controller needs a reset of internal state machines
895 * upon error conditions.
897 if (mrq
->cmd
->error
||
898 (mrq
->data
&& (mrq
->data
->error
||
899 (mrq
->data
->stop
&& mrq
->data
->stop
->error
)))) {
901 /* Some controllers need this kick or reset won't work here */
902 if (host
->chip
->quirks
& SDHCI_QUIRK_CLOCK_BEFORE_RESET
) {
905 /* This is to force an update */
908 sdhci_set_clock(host
, clock
);
911 /* Spec says we should do both at the same time, but Ricoh
912 controllers do not like that. */
913 sdhci_reset(host
, SDHCI_RESET_CMD
);
914 sdhci_reset(host
, SDHCI_RESET_DATA
);
921 sdhci_deactivate_led(host
);
924 spin_unlock_irqrestore(&host
->lock
, flags
);
926 mmc_request_done(host
->mmc
, mrq
);
929 static void sdhci_timeout_timer(unsigned long data
)
931 struct sdhci_host
*host
;
934 host
= (struct sdhci_host
*)data
;
936 spin_lock_irqsave(&host
->lock
, flags
);
939 printk(KERN_ERR
"%s: Timeout waiting for hardware "
940 "interrupt.\n", mmc_hostname(host
->mmc
));
941 sdhci_dumpregs(host
);
944 host
->data
->error
= -ETIMEDOUT
;
945 sdhci_finish_data(host
);
948 host
->cmd
->error
= -ETIMEDOUT
;
950 host
->mrq
->cmd
->error
= -ETIMEDOUT
;
952 tasklet_schedule(&host
->finish_tasklet
);
957 spin_unlock_irqrestore(&host
->lock
, flags
);
960 /*****************************************************************************\
962 * Interrupt handling *
964 \*****************************************************************************/
966 static void sdhci_cmd_irq(struct sdhci_host
*host
, u32 intmask
)
968 BUG_ON(intmask
== 0);
971 printk(KERN_ERR
"%s: Got command interrupt 0x%08x even "
972 "though no command operation was in progress.\n",
973 mmc_hostname(host
->mmc
), (unsigned)intmask
);
974 sdhci_dumpregs(host
);
978 if (intmask
& SDHCI_INT_TIMEOUT
)
979 host
->cmd
->error
= -ETIMEDOUT
;
980 else if (intmask
& (SDHCI_INT_CRC
| SDHCI_INT_END_BIT
|
982 host
->cmd
->error
= -EILSEQ
;
984 if (host
->cmd
->error
)
985 tasklet_schedule(&host
->finish_tasklet
);
986 else if (intmask
& SDHCI_INT_RESPONSE
)
987 sdhci_finish_command(host
);
990 static void sdhci_data_irq(struct sdhci_host
*host
, u32 intmask
)
992 BUG_ON(intmask
== 0);
996 * A data end interrupt is sent together with the response
997 * for the stop command.
999 if (intmask
& SDHCI_INT_DATA_END
)
1002 printk(KERN_ERR
"%s: Got data interrupt 0x%08x even "
1003 "though no data operation was in progress.\n",
1004 mmc_hostname(host
->mmc
), (unsigned)intmask
);
1005 sdhci_dumpregs(host
);
1010 if (intmask
& SDHCI_INT_DATA_TIMEOUT
)
1011 host
->data
->error
= -ETIMEDOUT
;
1012 else if (intmask
& (SDHCI_INT_DATA_CRC
| SDHCI_INT_DATA_END_BIT
))
1013 host
->data
->error
= -EILSEQ
;
1015 if (host
->data
->error
)
1016 sdhci_finish_data(host
);
1018 if (intmask
& (SDHCI_INT_DATA_AVAIL
| SDHCI_INT_SPACE_AVAIL
))
1019 sdhci_transfer_pio(host
);
1022 * We currently don't do anything fancy with DMA
1023 * boundaries, but as we can't disable the feature
1024 * we need to at least restart the transfer.
1026 if (intmask
& SDHCI_INT_DMA_END
)
1027 writel(readl(host
->ioaddr
+ SDHCI_DMA_ADDRESS
),
1028 host
->ioaddr
+ SDHCI_DMA_ADDRESS
);
1030 if (intmask
& SDHCI_INT_DATA_END
) {
1033 * Data managed to finish before the
1034 * command completed. Make sure we do
1035 * things in the proper order.
1037 host
->data_early
= 1;
1039 sdhci_finish_data(host
);
1045 static irqreturn_t
sdhci_irq(int irq
, void *dev_id
)
1048 struct sdhci_host
* host
= dev_id
;
1052 spin_lock(&host
->lock
);
1054 intmask
= readl(host
->ioaddr
+ SDHCI_INT_STATUS
);
1056 if (!intmask
|| intmask
== 0xffffffff) {
1061 DBG("*** %s got interrupt: 0x%08x\n", host
->slot_descr
, intmask
);
1063 if (intmask
& (SDHCI_INT_CARD_INSERT
| SDHCI_INT_CARD_REMOVE
)) {
1064 writel(intmask
& (SDHCI_INT_CARD_INSERT
| SDHCI_INT_CARD_REMOVE
),
1065 host
->ioaddr
+ SDHCI_INT_STATUS
);
1066 tasklet_schedule(&host
->card_tasklet
);
1069 intmask
&= ~(SDHCI_INT_CARD_INSERT
| SDHCI_INT_CARD_REMOVE
);
1071 if (intmask
& SDHCI_INT_CMD_MASK
) {
1072 writel(intmask
& SDHCI_INT_CMD_MASK
,
1073 host
->ioaddr
+ SDHCI_INT_STATUS
);
1074 sdhci_cmd_irq(host
, intmask
& SDHCI_INT_CMD_MASK
);
1077 if (intmask
& SDHCI_INT_DATA_MASK
) {
1078 writel(intmask
& SDHCI_INT_DATA_MASK
,
1079 host
->ioaddr
+ SDHCI_INT_STATUS
);
1080 sdhci_data_irq(host
, intmask
& SDHCI_INT_DATA_MASK
);
1083 intmask
&= ~(SDHCI_INT_CMD_MASK
| SDHCI_INT_DATA_MASK
);
1085 intmask
&= ~SDHCI_INT_ERROR
;
1087 if (intmask
& SDHCI_INT_BUS_POWER
) {
1088 printk(KERN_ERR
"%s: Card is consuming too much power!\n",
1089 mmc_hostname(host
->mmc
));
1090 writel(SDHCI_INT_BUS_POWER
, host
->ioaddr
+ SDHCI_INT_STATUS
);
1093 intmask
&= ~SDHCI_INT_BUS_POWER
;
1095 if (intmask
& SDHCI_INT_CARD_INT
)
1098 intmask
&= ~SDHCI_INT_CARD_INT
;
1101 printk(KERN_ERR
"%s: Unexpected interrupt 0x%08x.\n",
1102 mmc_hostname(host
->mmc
), intmask
);
1103 sdhci_dumpregs(host
);
1105 writel(intmask
, host
->ioaddr
+ SDHCI_INT_STATUS
);
1108 result
= IRQ_HANDLED
;
1112 spin_unlock(&host
->lock
);
1115 * We have to delay this as it calls back into the driver.
1118 mmc_signal_sdio_irq(host
->mmc
);
1123 /*****************************************************************************\
1127 \*****************************************************************************/
1131 static int sdhci_suspend (struct pci_dev
*pdev
, pm_message_t state
)
1133 struct sdhci_chip
*chip
;
1136 chip
= pci_get_drvdata(pdev
);
1140 DBG("Suspending...\n");
1142 for (i
= 0;i
< chip
->num_slots
;i
++) {
1143 if (!chip
->hosts
[i
])
1145 ret
= mmc_suspend_host(chip
->hosts
[i
]->mmc
, state
);
1147 for (i
--;i
>= 0;i
--)
1148 mmc_resume_host(chip
->hosts
[i
]->mmc
);
1153 pci_save_state(pdev
);
1154 pci_enable_wake(pdev
, pci_choose_state(pdev
, state
), 0);
1156 for (i
= 0;i
< chip
->num_slots
;i
++) {
1157 if (!chip
->hosts
[i
])
1159 free_irq(chip
->hosts
[i
]->irq
, chip
->hosts
[i
]);
1162 pci_disable_device(pdev
);
1163 pci_set_power_state(pdev
, pci_choose_state(pdev
, state
));
1168 static int sdhci_resume (struct pci_dev
*pdev
)
1170 struct sdhci_chip
*chip
;
1173 chip
= pci_get_drvdata(pdev
);
1177 DBG("Resuming...\n");
1179 pci_set_power_state(pdev
, PCI_D0
);
1180 pci_restore_state(pdev
);
1181 ret
= pci_enable_device(pdev
);
1185 for (i
= 0;i
< chip
->num_slots
;i
++) {
1186 if (!chip
->hosts
[i
])
1188 if (chip
->hosts
[i
]->flags
& SDHCI_USE_DMA
)
1189 pci_set_master(pdev
);
1190 ret
= request_irq(chip
->hosts
[i
]->irq
, sdhci_irq
,
1191 IRQF_SHARED
, chip
->hosts
[i
]->slot_descr
,
1195 sdhci_init(chip
->hosts
[i
]);
1197 ret
= mmc_resume_host(chip
->hosts
[i
]->mmc
);
1205 #else /* CONFIG_PM */
1207 #define sdhci_suspend NULL
1208 #define sdhci_resume NULL
1210 #endif /* CONFIG_PM */
1212 /*****************************************************************************\
1214 * Device probing/removal *
1216 \*****************************************************************************/
1218 static int __devinit
sdhci_probe_slot(struct pci_dev
*pdev
, int slot
)
1221 unsigned int version
;
1222 struct sdhci_chip
*chip
;
1223 struct mmc_host
*mmc
;
1224 struct sdhci_host
*host
;
1229 chip
= pci_get_drvdata(pdev
);
1232 ret
= pci_read_config_byte(pdev
, PCI_SLOT_INFO
, &first_bar
);
1236 first_bar
&= PCI_SLOT_INFO_FIRST_BAR_MASK
;
1238 if (first_bar
> 5) {
1239 printk(KERN_ERR DRIVER_NAME
": Invalid first BAR. Aborting.\n");
1243 if (!(pci_resource_flags(pdev
, first_bar
+ slot
) & IORESOURCE_MEM
)) {
1244 printk(KERN_ERR DRIVER_NAME
": BAR is not iomem. Aborting.\n");
1248 if (pci_resource_len(pdev
, first_bar
+ slot
) != 0x100) {
1249 printk(KERN_ERR DRIVER_NAME
": Invalid iomem size. "
1250 "You may experience problems.\n");
1253 if ((pdev
->class & 0x0000FF) == PCI_SDHCI_IFVENDOR
) {
1254 printk(KERN_ERR DRIVER_NAME
": Vendor specific interface. Aborting.\n");
1258 if ((pdev
->class & 0x0000FF) > PCI_SDHCI_IFVENDOR
) {
1259 printk(KERN_ERR DRIVER_NAME
": Unknown interface. Aborting.\n");
1263 mmc
= mmc_alloc_host(sizeof(struct sdhci_host
), &pdev
->dev
);
1267 host
= mmc_priv(mmc
);
1271 chip
->hosts
[slot
] = host
;
1273 host
->bar
= first_bar
+ slot
;
1275 host
->addr
= pci_resource_start(pdev
, host
->bar
);
1276 host
->irq
= pdev
->irq
;
1278 DBG("slot %d at 0x%08lx, irq %d\n", slot
, host
->addr
, host
->irq
);
1280 snprintf(host
->slot_descr
, 20, "sdhci:slot%d", slot
);
1282 ret
= pci_request_region(pdev
, host
->bar
, host
->slot_descr
);
1286 host
->ioaddr
= ioremap_nocache(host
->addr
,
1287 pci_resource_len(pdev
, host
->bar
));
1288 if (!host
->ioaddr
) {
1293 sdhci_reset(host
, SDHCI_RESET_ALL
);
1295 version
= readw(host
->ioaddr
+ SDHCI_HOST_VERSION
);
1296 version
= (version
& SDHCI_SPEC_VER_MASK
) >> SDHCI_SPEC_VER_SHIFT
;
1298 printk(KERN_ERR
"%s: Unknown controller version (%d). "
1299 "You may experience problems.\n", host
->slot_descr
,
1303 caps
= readl(host
->ioaddr
+ SDHCI_CAPABILITIES
);
1305 if (chip
->quirks
& SDHCI_QUIRK_FORCE_DMA
)
1306 host
->flags
|= SDHCI_USE_DMA
;
1307 else if (!(caps
& SDHCI_CAN_DO_DMA
))
1308 DBG("Controller doesn't have DMA capability\n");
1310 host
->flags
|= SDHCI_USE_DMA
;
1312 if ((chip
->quirks
& SDHCI_QUIRK_BROKEN_DMA
) &&
1313 (host
->flags
& SDHCI_USE_DMA
)) {
1314 DBG("Disabling DMA as it is marked broken\n");
1315 host
->flags
&= ~SDHCI_USE_DMA
;
1318 if (((pdev
->class & 0x0000FF) != PCI_SDHCI_IFDMA
) &&
1319 (host
->flags
& SDHCI_USE_DMA
)) {
1320 printk(KERN_WARNING
"%s: Will use DMA "
1321 "mode even though HW doesn't fully "
1322 "claim to support it.\n", host
->slot_descr
);
1325 if (host
->flags
& SDHCI_USE_DMA
) {
1326 if (pci_set_dma_mask(pdev
, DMA_32BIT_MASK
)) {
1327 printk(KERN_WARNING
"%s: No suitable DMA available. "
1328 "Falling back to PIO.\n", host
->slot_descr
);
1329 host
->flags
&= ~SDHCI_USE_DMA
;
1333 if (host
->flags
& SDHCI_USE_DMA
)
1334 pci_set_master(pdev
);
1335 else /* XXX: Hack to get MMC layer to avoid highmem */
1339 (caps
& SDHCI_CLOCK_BASE_MASK
) >> SDHCI_CLOCK_BASE_SHIFT
;
1340 if (host
->max_clk
== 0) {
1341 printk(KERN_ERR
"%s: Hardware doesn't specify base clock "
1342 "frequency.\n", host
->slot_descr
);
1346 host
->max_clk
*= 1000000;
1349 (caps
& SDHCI_TIMEOUT_CLK_MASK
) >> SDHCI_TIMEOUT_CLK_SHIFT
;
1350 if (host
->timeout_clk
== 0) {
1351 printk(KERN_ERR
"%s: Hardware doesn't specify timeout clock "
1352 "frequency.\n", host
->slot_descr
);
1356 if (caps
& SDHCI_TIMEOUT_CLK_UNIT
)
1357 host
->timeout_clk
*= 1000;
1360 * Set host parameters.
1362 mmc
->ops
= &sdhci_ops
;
1363 mmc
->f_min
= host
->max_clk
/ 256;
1364 mmc
->f_max
= host
->max_clk
;
1365 mmc
->caps
= MMC_CAP_4_BIT_DATA
| MMC_CAP_MULTIWRITE
| MMC_CAP_SDIO_IRQ
;
1367 if (caps
& SDHCI_CAN_DO_HISPD
)
1368 mmc
->caps
|= MMC_CAP_SD_HIGHSPEED
;
1371 if (caps
& SDHCI_CAN_VDD_330
)
1372 mmc
->ocr_avail
|= MMC_VDD_32_33
|MMC_VDD_33_34
;
1373 if (caps
& SDHCI_CAN_VDD_300
)
1374 mmc
->ocr_avail
|= MMC_VDD_29_30
|MMC_VDD_30_31
;
1375 if (caps
& SDHCI_CAN_VDD_180
)
1376 mmc
->ocr_avail
|= MMC_VDD_165_195
;
1378 if (mmc
->ocr_avail
== 0) {
1379 printk(KERN_ERR
"%s: Hardware doesn't report any "
1380 "support voltages.\n", host
->slot_descr
);
1385 spin_lock_init(&host
->lock
);
1388 * Maximum number of segments. Hardware cannot do scatter lists.
1390 if (host
->flags
& SDHCI_USE_DMA
)
1391 mmc
->max_hw_segs
= 1;
1393 mmc
->max_hw_segs
= 16;
1394 mmc
->max_phys_segs
= 16;
1397 * Maximum number of sectors in one transfer. Limited by DMA boundary
1400 mmc
->max_req_size
= 524288;
1403 * Maximum segment size. Could be one segment with the maximum number
1406 mmc
->max_seg_size
= mmc
->max_req_size
;
1409 * Maximum block size. This varies from controller to controller and
1410 * is specified in the capabilities register.
1412 mmc
->max_blk_size
= (caps
& SDHCI_MAX_BLOCK_MASK
) >> SDHCI_MAX_BLOCK_SHIFT
;
1413 if (mmc
->max_blk_size
>= 3) {
1414 printk(KERN_WARNING
"%s: Invalid maximum block size, assuming 512\n",
1416 mmc
->max_blk_size
= 512;
1418 mmc
->max_blk_size
= 512 << mmc
->max_blk_size
;
1421 * Maximum block count.
1423 mmc
->max_blk_count
= 65535;
1428 tasklet_init(&host
->card_tasklet
,
1429 sdhci_tasklet_card
, (unsigned long)host
);
1430 tasklet_init(&host
->finish_tasklet
,
1431 sdhci_tasklet_finish
, (unsigned long)host
);
1433 setup_timer(&host
->timer
, sdhci_timeout_timer
, (unsigned long)host
);
1435 ret
= request_irq(host
->irq
, sdhci_irq
, IRQF_SHARED
,
1436 host
->slot_descr
, host
);
1442 #ifdef CONFIG_MMC_DEBUG
1443 sdhci_dumpregs(host
);
1450 printk(KERN_INFO
"%s: SDHCI at 0x%08lx irq %d %s\n", mmc_hostname(mmc
),
1451 host
->addr
, host
->irq
,
1452 (host
->flags
& SDHCI_USE_DMA
)?"DMA":"PIO");
1457 tasklet_kill(&host
->card_tasklet
);
1458 tasklet_kill(&host
->finish_tasklet
);
1460 iounmap(host
->ioaddr
);
1462 pci_release_region(pdev
, host
->bar
);
1469 static void sdhci_remove_slot(struct pci_dev
*pdev
, int slot
)
1471 struct sdhci_chip
*chip
;
1472 struct mmc_host
*mmc
;
1473 struct sdhci_host
*host
;
1475 chip
= pci_get_drvdata(pdev
);
1476 host
= chip
->hosts
[slot
];
1479 chip
->hosts
[slot
] = NULL
;
1481 mmc_remove_host(mmc
);
1483 sdhci_reset(host
, SDHCI_RESET_ALL
);
1485 free_irq(host
->irq
, host
);
1487 del_timer_sync(&host
->timer
);
1489 tasklet_kill(&host
->card_tasklet
);
1490 tasklet_kill(&host
->finish_tasklet
);
1492 iounmap(host
->ioaddr
);
1494 pci_release_region(pdev
, host
->bar
);
1499 static int __devinit
sdhci_probe(struct pci_dev
*pdev
,
1500 const struct pci_device_id
*ent
)
1504 struct sdhci_chip
*chip
;
1506 BUG_ON(pdev
== NULL
);
1507 BUG_ON(ent
== NULL
);
1509 pci_read_config_byte(pdev
, PCI_CLASS_REVISION
, &rev
);
1511 printk(KERN_INFO DRIVER_NAME
1512 ": SDHCI controller found at %s [%04x:%04x] (rev %x)\n",
1513 pci_name(pdev
), (int)pdev
->vendor
, (int)pdev
->device
,
1516 ret
= pci_read_config_byte(pdev
, PCI_SLOT_INFO
, &slots
);
1520 slots
= PCI_SLOT_INFO_SLOTS(slots
) + 1;
1521 DBG("found %d slot(s)\n", slots
);
1525 ret
= pci_enable_device(pdev
);
1529 chip
= kzalloc(sizeof(struct sdhci_chip
) +
1530 sizeof(struct sdhci_host
*) * slots
, GFP_KERNEL
);
1537 chip
->quirks
= ent
->driver_data
;
1540 chip
->quirks
= debug_quirks
;
1542 chip
->num_slots
= slots
;
1543 pci_set_drvdata(pdev
, chip
);
1545 for (i
= 0;i
< slots
;i
++) {
1546 ret
= sdhci_probe_slot(pdev
, i
);
1548 for (i
--;i
>= 0;i
--)
1549 sdhci_remove_slot(pdev
, i
);
1557 pci_set_drvdata(pdev
, NULL
);
1561 pci_disable_device(pdev
);
1565 static void __devexit
sdhci_remove(struct pci_dev
*pdev
)
1568 struct sdhci_chip
*chip
;
1570 chip
= pci_get_drvdata(pdev
);
1573 for (i
= 0;i
< chip
->num_slots
;i
++)
1574 sdhci_remove_slot(pdev
, i
);
1576 pci_set_drvdata(pdev
, NULL
);
1581 pci_disable_device(pdev
);
1584 static struct pci_driver sdhci_driver
= {
1585 .name
= DRIVER_NAME
,
1586 .id_table
= pci_ids
,
1587 .probe
= sdhci_probe
,
1588 .remove
= __devexit_p(sdhci_remove
),
1589 .suspend
= sdhci_suspend
,
1590 .resume
= sdhci_resume
,
1593 /*****************************************************************************\
1595 * Driver init/exit *
1597 \*****************************************************************************/
1599 static int __init
sdhci_drv_init(void)
1601 printk(KERN_INFO DRIVER_NAME
1602 ": Secure Digital Host Controller Interface driver\n");
1603 printk(KERN_INFO DRIVER_NAME
": Copyright(c) Pierre Ossman\n");
1605 return pci_register_driver(&sdhci_driver
);
1608 static void __exit
sdhci_drv_exit(void)
1612 pci_unregister_driver(&sdhci_driver
);
1615 module_init(sdhci_drv_init
);
1616 module_exit(sdhci_drv_exit
);
1618 module_param(debug_quirks
, uint
, 0444);
1620 MODULE_AUTHOR("Pierre Ossman <drzeus@drzeus.cx>");
1621 MODULE_DESCRIPTION("Secure Digital Host Controller Interface driver");
1622 MODULE_LICENSE("GPL");
1624 MODULE_PARM_DESC(debug_quirks
, "Force certain quirks.");