?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ide: push pc callback pointer into the ide_drive_t structure
[linux-2.6/mini2440.git] / include / linux / ide.h
bloba28823297edcb38c0bbc0b69068c648349243ed4
1 #ifndef _IDE_H
2 #define _IDE_H
3 /*
4 * linux/include/linux/ide.h
5 *
6 * Copyright (C) 1994-2002 Linus Torvalds & authors
7 */
8
9 #include <linux/init.h>
10 #include <linux/ioport.h>
11 #include <linux/hdreg.h>
12 #include <linux/blkdev.h>
13 #include <linux/proc_fs.h>
14 #include <linux/interrupt.h>
15 #include <linux/bitops.h>
16 #include <linux/bio.h>
17 #include <linux/device.h>
18 #include <linux/pci.h>
19 #include <linux/completion.h>
20 #ifdef CONFIG_BLK_DEV_IDEACPI
21 #include <acpi/acpi.h>
22 #endif
23 #include <asm/byteorder.h>
24 #include <asm/system.h>
25 #include <asm/io.h>
26 #include <asm/mutex.h>
27
28 #if defined(CONFIG_CRIS) || defined(CONFIG_FRV)
29 # define SUPPORT_VLB_SYNC 0
30 #else
31 # define SUPPORT_VLB_SYNC 1
32 #endif
33
34 /*
35 * Used to indicate "no IRQ", should be a value that cannot be an IRQ
36 * number.
37 */
38
39 #define IDE_NO_IRQ (-1)
40
41 typedef unsigned char byte; /* used everywhere */
42
43 /*
44 * Probably not wise to fiddle with these
45 */
46 #define ERROR_MAX 8 /* Max read/write errors per sector */
47 #define ERROR_RESET 3 /* Reset controller every 4th retry */
48 #define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
49
50 /*
51 * state flags
52 */
53
54 #define DMA_PIO_RETRY 1 /* retrying in PIO */
55
56 #define HWIF(drive) ((ide_hwif_t *)((drive)->hwif))
57 #define HWGROUP(drive) ((ide_hwgroup_t *)(HWIF(drive)->hwgroup))
58
59 /*
60 * Definitions for accessing IDE controller registers
61 */
62 #define IDE_NR_PORTS (10)
63
64 struct ide_io_ports {
65 unsigned long data_addr;
66
67 union {
68 unsigned long error_addr; /* read: error */
69 unsigned long feature_addr; /* write: feature */
70 };
71
72 unsigned long nsect_addr;
73 unsigned long lbal_addr;
74 unsigned long lbam_addr;
75 unsigned long lbah_addr;
76
77 unsigned long device_addr;
78
79 union {
80 unsigned long status_addr; /*  read: status  */
81 unsigned long command_addr; /* write: command */
82 };
83
84 unsigned long ctl_addr;
85
86 unsigned long irq_addr;
87 };
88
89 #define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
90 #define BAD_R_STAT (BUSY_STAT | ERR_STAT)
91 #define BAD_W_STAT (BAD_R_STAT | WRERR_STAT)
92 #define BAD_STAT (BAD_R_STAT | DRQ_STAT)
93 #define DRIVE_READY (READY_STAT | SEEK_STAT)
94
95 #define BAD_CRC (ABRT_ERR | ICRC_ERR)
96
97 #define SATA_NR_PORTS (3) /* 16 possible ?? */
98
99 #define SATA_STATUS_OFFSET (0)
100 #define SATA_ERROR_OFFSET (1)
101 #define SATA_CONTROL_OFFSET (2)
102
103 /*
104 * Our Physical Region Descriptor (PRD) table should be large enough
105 * to handle the biggest I/O request we are likely to see. Since requests
106 * can have no more than 256 sectors, and since the typical blocksize is
107 * two or more sectors, we could get by with a limit of 128 entries here for
108 * the usual worst case. Most requests seem to include some contiguous blocks,
109 * further reducing the number of table entries required.
110 *
111 * The driver reverts to PIO mode for individual requests that exceed
112 * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
113 * 100% of all crazy scenarios here is not necessary.
114 *
115 * As it turns out though, we must allocate a full 4KB page for this,
116 * so the two PRD tables (ide0 & ide1) will each get half of that,
117 * allowing each to have about 256 entries (8 bytes each) from this.
118 */
119 #define PRD_BYTES 8
120 #define PRD_ENTRIES 256
121
122 /*
123 * Some more useful definitions
124 */
125 #define PARTN_BITS 6 /* number of minor dev bits for partitions */
126 #define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
127 #define SECTOR_SIZE 512
128 #define SECTOR_WORDS (SECTOR_SIZE / 4) /* number of 32bit words per sector */
129 #define IDE_LARGE_SEEK(b1,b2,t) (((b1) > (b2) + (t)) || ((b2) > (b1) + (t)))
130
131 /*
132 * Timeouts for various operations:
133 */
134 #define WAIT_DRQ (HZ/10) /* 100msec - spec allows up to 20ms */
135 #define WAIT_READY (5*HZ) /* 5sec - some laptops are very slow */
136 #define WAIT_PIDENTIFY (10*HZ) /* 10sec - should be less than 3ms (?), if all ATAPI CD is closed at boot */
137 #define WAIT_WORSTCASE (30*HZ) /* 30sec - worst case when spinning up */
138 #define WAIT_CMD (10*HZ) /* 10sec - maximum wait for an IRQ to happen */
139 #define WAIT_MIN_SLEEP (2*HZ/100) /* 20msec - minimum sleep time */
140
141 /*
142 * Op codes for special requests to be handled by ide_special_rq().
143 * Values should be in the range of 0x20 to 0x3f.
144 */
145 #define REQ_DRIVE_RESET 0x20
146
147 /*
148 * Check for an interrupt and acknowledge the interrupt status
149 */
150 struct hwif_s;
151 typedef int (ide_ack_intr_t)(struct hwif_s *);
152
153 /*
154 * hwif_chipset_t is used to keep track of the specific hardware
155 * chipset used by each IDE interface, if known.
156 */
157 enum { ide_unknown, ide_generic, ide_pci,
158 ide_cmd640, ide_dtc2278, ide_ali14xx,
159 ide_qd65xx, ide_umc8672, ide_ht6560b,
160 ide_rz1000, ide_trm290,
161 ide_cmd646, ide_cy82c693, ide_4drives,
162 ide_pmac, ide_acorn,
163 ide_au1xxx, ide_palm3710
164 };
165
166 typedef u8 hwif_chipset_t;
167
168 /*
169 * Structure to hold all information about the location of this port
170 */
171 typedef struct hw_regs_s {
172 union {
173 struct ide_io_ports io_ports;
174 unsigned long io_ports_array[IDE_NR_PORTS];
175 };
176
177 int irq; /* our irq number */
178 ide_ack_intr_t *ack_intr; /* acknowledge interrupt */
179 hwif_chipset_t chipset;
180 struct device *dev, *parent;
181 unsigned long config;
182 } hw_regs_t;
183
184 void ide_init_port_data(struct hwif_s *, unsigned int);
185 void ide_init_port_hw(struct hwif_s *, hw_regs_t *);
186
187 static inline void ide_std_init_ports(hw_regs_t *hw,
188 unsigned long io_addr,
189 unsigned long ctl_addr)
190 {
191 unsigned int i;
192
193 for (i = 0; i <= 7; i++)
194 hw->io_ports_array[i] = io_addr++;
195
196 hw->io_ports.ctl_addr = ctl_addr;
197 }
198
199 /* for IDE PCI controllers in legacy mode, temporary */
200 static inline int __ide_default_irq(unsigned long base)
201 {
202 switch (base) {
203 #ifdef CONFIG_IA64
204 case 0x1f0: return isa_irq_to_vector(14);
205 case 0x170: return isa_irq_to_vector(15);
206 #else
207 case 0x1f0: return 14;
208 case 0x170: return 15;
209 #endif
210 }
211 return 0;
212 }
213
214 #include <asm/ide.h>
215
216 #if !defined(MAX_HWIFS) || defined(CONFIG_EMBEDDED)
217 #undef MAX_HWIFS
218 #define MAX_HWIFS CONFIG_IDE_MAX_HWIFS
219 #endif
220
221 /* Currently only m68k, apus and m8xx need it */
222 #ifndef IDE_ARCH_ACK_INTR
223 # define ide_ack_intr(hwif) (1)
224 #endif
225
226 /* Currently only Atari needs it */
227 #ifndef IDE_ARCH_LOCK
228 # define ide_release_lock() do {} while (0)
229 # define ide_get_lock(hdlr, data) do {} while (0)
230 #endif /* IDE_ARCH_LOCK */
231
232 /*
233 * Now for the data we need to maintain per-drive: ide_drive_t
234 */
235
236 #define ide_scsi 0x21
237 #define ide_disk 0x20
238 #define ide_optical 0x7
239 #define ide_cdrom 0x5
240 #define ide_tape 0x1
241 #define ide_floppy 0x0
242
243 /*
244 * Special Driver Flags
245 *
246 * set_geometry : respecify drive geometry
247 * recalibrate : seek to cyl 0
248 * set_multmode : set multmode count
249 * set_tune : tune interface for drive
250 * serviced : service command
251 * reserved : unused
252 */
253 typedef union {
254 unsigned all : 8;
255 struct {
256 unsigned set_geometry : 1;
257 unsigned recalibrate : 1;
258 unsigned set_multmode : 1;
259 unsigned set_tune : 1;
260 unsigned serviced : 1;
261 unsigned reserved : 3;
262 } b;
263 } special_t;
264
265 /*
266 * ATA-IDE Select Register, aka Device-Head
267 *
268 * head : always zeros here
269 * unit : drive select number: 0/1
270 * bit5 : always 1
271 * lba : using LBA instead of CHS
272 * bit7 : always 1
273 */
274 typedef union {
275 unsigned all : 8;
276 struct {
277 #if defined(__LITTLE_ENDIAN_BITFIELD)
278 unsigned head : 4;
279 unsigned unit : 1;
280 unsigned bit5 : 1;
281 unsigned lba : 1;
282 unsigned bit7 : 1;
283 #elif defined(__BIG_ENDIAN_BITFIELD)
284 unsigned bit7 : 1;
285 unsigned lba : 1;
286 unsigned bit5 : 1;
287 unsigned unit : 1;
288 unsigned head : 4;
289 #else
290 #error "Please fix <asm/byteorder.h>"
291 #endif
292 } b;
293 } select_t, ata_select_t;
294
295 /*
296 * Status returned from various ide_ functions
297 */
298 typedef enum {
299 ide_stopped, /* no drive operation was started */
300 ide_started, /* a drive operation was started, handler was set */
301 } ide_startstop_t;
302
303 struct ide_driver_s;
304 struct ide_settings_s;
305
306 #ifdef CONFIG_BLK_DEV_IDEACPI
307 struct ide_acpi_drive_link;
308 struct ide_acpi_hwif_link;
309 #endif
310
311 struct ide_drive_s {
312 char name[4]; /* drive name, such as "hda" */
313 char driver_req[10]; /* requests specific driver */
314
315 struct request_queue *queue; /* request queue */
316
317 struct request *rq; /* current request */
318 struct ide_drive_s *next; /* circular list of hwgroup drives */
319 void *driver_data; /* extra driver data */
320 struct hd_driveid *id; /* drive model identification info */
321 #ifdef CONFIG_IDE_PROC_FS
322 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
323 struct ide_settings_s *settings;/* /proc/ide/ drive settings */
324 #endif
325 struct hwif_s *hwif; /* actually (ide_hwif_t *) */
326
327 unsigned long sleep; /* sleep until this time */
328 unsigned long service_start; /* time we started last request */
329 unsigned long service_time; /* service time of last request */
330 unsigned long timeout; /* max time to wait for irq */
331
332 special_t special; /* special action flags */
333 select_t select; /* basic drive/head select reg value */
334
335 u8 keep_settings; /* restore settings after drive reset */
336 u8 using_dma; /* disk is using dma for read/write */
337 u8 retry_pio; /* retrying dma capable host in pio */
338 u8 state; /* retry state */
339 u8 waiting_for_dma; /* dma currently in progress */
340 u8 unmask; /* okay to unmask other irqs */
341 u8 noflush; /* don't attempt flushes */
342 u8 dsc_overlap; /* DSC overlap */
343 u8 nice1; /* give potential excess bandwidth */
344
345 unsigned present : 1; /* drive is physically present */
346 unsigned dead : 1; /* device ejected hint */
347 unsigned id_read : 1; /* 1=id read from disk 0 = synthetic */
348 unsigned noprobe : 1; /* from: hdx=noprobe */
349 unsigned removable : 1; /* 1 if need to do check_media_change */
350 unsigned attach : 1; /* needed for removable devices */
351 unsigned forced_geom : 1; /* 1 if hdx=c,h,s was given at boot */
352 unsigned no_unmask : 1; /* disallow setting unmask bit */
353 unsigned no_io_32bit : 1; /* disallow enabling 32bit I/O */
354 unsigned atapi_overlap : 1; /* ATAPI overlap (not supported) */
355 unsigned doorlocking : 1; /* for removable only: door lock/unlock works */
356 unsigned nodma : 1; /* disallow DMA */
357 unsigned remap_0_to_1 : 1; /* 0=noremap, 1=remap 0->1 (for EZDrive) */
358 unsigned blocked : 1; /* 1=powermanagment told us not to do anything, so sleep nicely */
359 unsigned scsi : 1; /* 0=default, 1=ide-scsi emulation */
360 unsigned sleeping : 1; /* 1=sleeping & sleep field valid */
361 unsigned post_reset : 1;
362 unsigned udma33_warned : 1;
363
364 u8 addressing; /* 0=28-bit, 1=48-bit, 2=48-bit doing 28-bit */
365 u8 quirk_list; /* considered quirky, set for a specific host */
366 u8 init_speed; /* transfer rate set at boot */
367 u8 current_speed; /* current transfer rate set */
368 u8 desired_speed; /* desired transfer rate set */
369 u8 dn; /* now wide spread use */
370 u8 wcache; /* status of write cache */
371 u8 acoustic; /* acoustic management */
372 u8 media; /* disk, cdrom, tape, floppy, ... */
373 u8 ready_stat; /* min status value for drive ready */
374 u8 mult_count; /* current multiple sector setting */
375 u8 mult_req; /* requested multiple sector setting */
376 u8 tune_req; /* requested drive tuning setting */
377 u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
378 u8 bad_wstat; /* used for ignoring WRERR_STAT */
379 u8 nowerr; /* used for ignoring WRERR_STAT */
380 u8 sect0; /* offset of first sector for DM6:DDO */
381 u8 head; /* "real" number of heads */
382 u8 sect; /* "real" sectors per track */
383 u8 bios_head; /* BIOS/fdisk/LILO number of heads */
384 u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
385
386 unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
387 unsigned int cyl; /* "real" number of cyls */
388 unsigned int drive_data; /* used by set_pio_mode/selectproc */
389 unsigned int failures; /* current failure count */
390 unsigned int max_failures; /* maximum allowed failure count */
391 u64 probed_capacity;/* initial reported media capacity (ide-cd only currently) */
392
393 u64 capacity64; /* total number of sectors */
394
395 int lun; /* logical unit */
396 int crc_count; /* crc counter to reduce drive speed */
397 #ifdef CONFIG_BLK_DEV_IDEACPI
398 struct ide_acpi_drive_link *acpidata;
399 #endif
400 struct list_head list;
401 struct device gendev;
402 struct completion gendev_rel_comp; /* to deal with device release() */
403
404 /* callback for packet commands */
405 void (*pc_callback)(struct ide_drive_s *);
406 };
407
408 typedef struct ide_drive_s ide_drive_t;
409
410 #define to_ide_device(dev)container_of(dev, ide_drive_t, gendev)
411
412 #define IDE_CHIPSET_PCI_MASK \
413 ((1<<ide_pci)|(1<<ide_cmd646)|(1<<ide_ali14xx))
414 #define IDE_CHIPSET_IS_PCI(c) ((IDE_CHIPSET_PCI_MASK >> (c)) & 1)
415
416 struct ide_task_s;
417 struct ide_port_info;
418
419 struct ide_tp_ops {
420 void (*exec_command)(struct hwif_s *, u8);
421 u8 (*read_status)(struct hwif_s *);
422 u8 (*read_altstatus)(struct hwif_s *);
423 u8 (*read_sff_dma_status)(struct hwif_s *);
424
425 void (*set_irq)(struct hwif_s *, int);
426
427 void (*tf_load)(ide_drive_t *, struct ide_task_s *);
428 void (*tf_read)(ide_drive_t *, struct ide_task_s *);
429
430 void (*input_data)(ide_drive_t *, struct request *, void *,
431 unsigned int);
432 void (*output_data)(ide_drive_t *, struct request *, void *,
433 unsigned int);
434 };
435
436 extern const struct ide_tp_ops default_tp_ops;
437
438 struct ide_port_ops {
439 /* host specific initialization of a device */
440 void (*init_dev)(ide_drive_t *);
441 /* routine to program host for PIO mode */
442 void (*set_pio_mode)(ide_drive_t *, const u8);
443 /* routine to program host for DMA mode */
444 void (*set_dma_mode)(ide_drive_t *, const u8);
445 /* tweaks hardware to select drive */
446 void (*selectproc)(ide_drive_t *);
447 /* chipset polling based on hba specifics */
448 int (*reset_poll)(ide_drive_t *);
449 /* chipset specific changes to default for device-hba resets */
450 void (*pre_reset)(ide_drive_t *);
451 /* routine to reset controller after a disk reset */
452 void (*resetproc)(ide_drive_t *);
453 /* special host masking for drive selection */
454 void (*maskproc)(ide_drive_t *, int);
455 /* check host's drive quirk list */
456 void (*quirkproc)(ide_drive_t *);
457
458 u8 (*mdma_filter)(ide_drive_t *);
459 u8 (*udma_filter)(ide_drive_t *);
460
461 u8 (*cable_detect)(struct hwif_s *);
462 };
463
464 struct ide_dma_ops {
465 void (*dma_host_set)(struct ide_drive_s *, int);
466 int (*dma_setup)(struct ide_drive_s *);
467 void (*dma_exec_cmd)(struct ide_drive_s *, u8);
468 void (*dma_start)(struct ide_drive_s *);
469 int (*dma_end)(struct ide_drive_s *);
470 int (*dma_test_irq)(struct ide_drive_s *);
471 void (*dma_lost_irq)(struct ide_drive_s *);
472 void (*dma_timeout)(struct ide_drive_s *);
473 };
474
475 typedef struct hwif_s {
476 struct hwif_s *next; /* for linked-list in ide_hwgroup_t */
477 struct hwif_s *mate; /* other hwif from same PCI chip */
478 struct hwgroup_s *hwgroup; /* actually (ide_hwgroup_t *) */
479 struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
480
481 char name[6]; /* name of interface, eg. "ide0" */
482
483 struct ide_io_ports io_ports;
484
485 unsigned long sata_scr[SATA_NR_PORTS];
486
487 ide_drive_t drives[MAX_DRIVES]; /* drive info */
488
489 u8 major; /* our major number */
490 u8 index; /* 0 for ide0; 1 for ide1; ... */
491 u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
492 u8 bus_state; /* power state of the IDE bus */
493
494 u32 host_flags;
495
496 u8 pio_mask;
497
498 u8 ultra_mask;
499 u8 mwdma_mask;
500 u8 swdma_mask;
501
502 u8 cbl; /* cable type */
503
504 hwif_chipset_t chipset; /* sub-module for tuning.. */
505
506 struct device *dev;
507
508 ide_ack_intr_t *ack_intr;
509
510 void (*rw_disk)(ide_drive_t *, struct request *);
511
512 const struct ide_tp_ops *tp_ops;
513 const struct ide_port_ops *port_ops;
514 const struct ide_dma_ops *dma_ops;
515
516 void (*ide_dma_clear_irq)(ide_drive_t *drive);
517
518 /* dma physical region descriptor table (cpu view) */
519 unsigned int *dmatable_cpu;
520 /* dma physical region descriptor table (dma view) */
521 dma_addr_t dmatable_dma;
522 /* Scatter-gather list used to build the above */
523 struct scatterlist *sg_table;
524 int sg_max_nents; /* Maximum number of entries in it */
525 int sg_nents; /* Current number of entries in it */
526 int sg_dma_direction; /* dma transfer direction */
527
528 /* data phase of the active command (currently only valid for PIO/DMA) */
529 int data_phase;
530
531 unsigned int nsect;
532 unsigned int nleft;
533 struct scatterlist *cursg;
534 unsigned int cursg_ofs;
535
536 int rqsize; /* max sectors per request */
537 int irq; /* our irq number */
538
539 unsigned long dma_base; /* base addr for dma ports */
540
541 unsigned long config_data; /* for use by chipset-specific code */
542 unsigned long select_data; /* for use by chipset-specific code */
543
544 unsigned long extra_base; /* extra addr for dma ports */
545 unsigned extra_ports; /* number of extra dma ports */
546
547 unsigned present : 1; /* this interface exists */
548 unsigned serialized : 1; /* serialized all channel operation */
549 unsigned sharing_irq: 1; /* 1 = sharing irq with another hwif */
550 unsigned sg_mapped : 1; /* sg_table and sg_nents are ready */
551
552 struct device gendev;
553 struct device *portdev;
554
555 struct completion gendev_rel_comp; /* To deal with device release() */
556
557 void *hwif_data; /* extra hwif data */
558
559 unsigned dma;
560
561 #ifdef CONFIG_BLK_DEV_IDEACPI
562 struct ide_acpi_hwif_link *acpidata;
563 #endif
564 } ____cacheline_internodealigned_in_smp ide_hwif_t;
565
566 struct ide_host {
567 ide_hwif_t *ports[MAX_HWIFS];
568 unsigned int n_ports;
569 };
570
571 /*
572 * internal ide interrupt handler type
573 */
574 typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
575 typedef int (ide_expiry_t)(ide_drive_t *);
576
577 /* used by ide-cd, ide-floppy, etc. */
578 typedef void (xfer_func_t)(ide_drive_t *, struct request *rq, void *, unsigned);
579
580 typedef struct hwgroup_s {
581 /* irq handler, if active */
582 ide_startstop_t (*handler)(ide_drive_t *);
583
584 /* BOOL: protects all fields below */
585 volatile int busy;
586 /* BOOL: wake us up on timer expiry */
587 unsigned int sleeping : 1;
588 /* BOOL: polling active & poll_timeout field valid */
589 unsigned int polling : 1;
590
591 /* current drive */
592 ide_drive_t *drive;
593 /* ptr to current hwif in linked-list */
594 ide_hwif_t *hwif;
595
596 /* current request */
597 struct request *rq;
598
599 /* failsafe timer */
600 struct timer_list timer;
601 /* timeout value during long polls */
602 unsigned long poll_timeout;
603 /* queried upon timeouts */
604 int (*expiry)(ide_drive_t *);
605
606 int req_gen;
607 int req_gen_timer;
608 } ide_hwgroup_t;
609
610 typedef struct ide_driver_s ide_driver_t;
611
612 extern struct mutex ide_setting_mtx;
613
614 int set_io_32bit(ide_drive_t *, int);
615 int set_pio_mode(ide_drive_t *, int);
616 int set_using_dma(ide_drive_t *, int);
617
618 /* ATAPI packet command flags */
619 enum {
620 /* set when an error is considered normal - no retry (ide-tape) */
621 PC_FLAG_ABORT = (1 << 0),
622 PC_FLAG_SUPPRESS_ERROR = (1 << 1),
623 PC_FLAG_WAIT_FOR_DSC = (1 << 2),
624 PC_FLAG_DMA_OK = (1 << 3),
625 PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
626 PC_FLAG_DMA_ERROR = (1 << 5),
627 PC_FLAG_WRITING = (1 << 6),
628 /* command timed out */
629 PC_FLAG_TIMEDOUT = (1 << 7),
630 PC_FLAG_ZIP_DRIVE = (1 << 8),
631 PC_FLAG_DRQ_INTERRUPT = (1 << 9),
632 };
633
634 struct ide_atapi_pc {
635 /* actual packet bytes */
636 u8 c[12];
637 /* incremented on each retry */
638 int retries;
639 int error;
640
641 /* bytes to transfer */
642 int req_xfer;
643 /* bytes actually transferred */
644 int xferred;
645
646 /* data buffer */
647 u8 *buf;
648 /* current buffer position */
649 u8 *cur_pos;
650 int buf_size;
651 /* missing/available data on the current buffer */
652 int b_count;
653
654 /* the corresponding request */
655 struct request *rq;
656
657 unsigned long flags;
658
659 /*
660 * those are more or less driver-specific and some of them are subject
661 * to change/removal later.
662 */
663 u8 pc_buf[256];
664
665 void (*callback)(ide_drive_t *);
666
667 /* idetape only */
668 struct idetape_bh *bh;
669 char *b_data;
670
671 /* idescsi only for now */
672 struct scatterlist *sg;
673 unsigned int sg_cnt;
674
675 struct scsi_cmnd *scsi_cmd;
676 void (*done) (struct scsi_cmnd *);
677
678 unsigned long timeout;
679 };
680
681 #ifdef CONFIG_IDE_PROC_FS
682 /*
683 * configurable drive settings
684 */
685
686 #define TYPE_INT 0
687 #define TYPE_BYTE 1
688 #define TYPE_SHORT 2
689
690 #define SETTING_READ (1 << 0)
691 #define SETTING_WRITE (1 << 1)
692 #define SETTING_RW (SETTING_READ | SETTING_WRITE)
693
694 typedef int (ide_procset_t)(ide_drive_t *, int);
695 typedef struct ide_settings_s {
696 char *name;
697 int rw;
698 int data_type;
699 int min;
700 int max;
701 int mul_factor;
702 int div_factor;
703 void *data;
704 ide_procset_t *set;
705 int auto_remove;
706 struct ide_settings_s *next;
707 } ide_settings_t;
708
709 int ide_add_setting(ide_drive_t *, const char *, int, int, int, int, int, int, void *, ide_procset_t *set);
710
711 /*
712 * /proc/ide interface
713 */
714 typedef struct {
715 const char *name;
716 mode_t mode;
717 read_proc_t *read_proc;
718 write_proc_t *write_proc;
719 } ide_proc_entry_t;
720
721 void proc_ide_create(void);
722 void proc_ide_destroy(void);
723 void ide_proc_register_port(ide_hwif_t *);
724 void ide_proc_port_register_devices(ide_hwif_t *);
725 void ide_proc_unregister_device(ide_drive_t *);
726 void ide_proc_unregister_port(ide_hwif_t *);
727 void ide_proc_register_driver(ide_drive_t *, ide_driver_t *);
728 void ide_proc_unregister_driver(ide_drive_t *, ide_driver_t *);
729
730 void ide_add_generic_settings(ide_drive_t *);
731
732 read_proc_t proc_ide_read_capacity;
733 read_proc_t proc_ide_read_geometry;
734
735 /*
736 * Standard exit stuff:
737 */
738 #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) \
739 { \
740 len -= off; \
741 if (len < count) { \
742 *eof = 1; \
743 if (len <= 0) \
744 return 0; \
745 } else \
746 len = count; \
747 *start = page + off; \
748 return len; \
749 }
750 #else
751 static inline void proc_ide_create(void) { ; }
752 static inline void proc_ide_destroy(void) { ; }
753 static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
754 static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
755 static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
756 static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
757 static inline void ide_proc_register_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
758 static inline void ide_proc_unregister_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
759 static inline void ide_add_generic_settings(ide_drive_t *drive) { ; }
760 #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) return 0;
761 #endif
762
763 /*
764 * Power Management step value (rq->pm->pm_step).
765 *
766 * The step value starts at 0 (ide_pm_state_start_suspend) for a
767 * suspend operation or 1000 (ide_pm_state_start_resume) for a
768 * resume operation.
769 *
770 * For each step, the core calls the subdriver start_power_step() first.
771 * This can return:
772 * - ide_stopped : In this case, the core calls us back again unless
773 * step have been set to ide_power_state_completed.
774 * - ide_started : In this case, the channel is left busy until an
775 * async event (interrupt) occurs.
776 * Typically, start_power_step() will issue a taskfile request with
777 * do_rw_taskfile().
778 *
779 * Upon reception of the interrupt, the core will call complete_power_step()
780 * with the error code if any. This routine should update the step value
781 * and return. It should not start a new request. The core will call
782 * start_power_step for the new step value, unless step have been set to
783 * ide_power_state_completed.
784 *
785 * Subdrivers are expected to define their own additional power
786 * steps from 1..999 for suspend and from 1001..1999 for resume,
787 * other values are reserved for future use.
788 */
789
790 enum {
791 ide_pm_state_completed = -1,
792 ide_pm_state_start_suspend = 0,
793 ide_pm_state_start_resume = 1000,
794 };
795
796 /*
797 * Subdrivers support.
798 *
799 * The gendriver.owner field should be set to the module owner of this driver.
800 * The gendriver.name field should be set to the name of this driver
801 */
802 struct ide_driver_s {
803 const char *version;
804 u8 media;
805 unsigned supports_dsc_overlap : 1;
806 ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
807 int (*end_request)(ide_drive_t *, int, int);
808 ide_startstop_t (*error)(ide_drive_t *, struct request *rq, u8, u8);
809 struct device_driver gen_driver;
810 int (*probe)(ide_drive_t *);
811 void (*remove)(ide_drive_t *);
812 void (*resume)(ide_drive_t *);
813 void (*shutdown)(ide_drive_t *);
814 #ifdef CONFIG_IDE_PROC_FS
815 ide_proc_entry_t *proc;
816 #endif
817 };
818
819 #define to_ide_driver(drv) container_of(drv, ide_driver_t, gen_driver)
820
821 int generic_ide_ioctl(ide_drive_t *, struct file *, struct block_device *, unsigned, unsigned long);
822
823 extern int ide_vlb_clk;
824 extern int ide_pci_clk;
825
826 extern int ide_end_request (ide_drive_t *drive, int uptodate, int nrsecs);
827 int ide_end_dequeued_request(ide_drive_t *drive, struct request *rq,
828 int uptodate, int nr_sectors);
829
830 extern void ide_set_handler (ide_drive_t *drive, ide_handler_t *handler, unsigned int timeout, ide_expiry_t *expiry);
831
832 void ide_execute_command(ide_drive_t *, u8, ide_handler_t *, unsigned int,
833 ide_expiry_t *);
834
835 void ide_execute_pkt_cmd(ide_drive_t *);
836
837 void ide_pad_transfer(ide_drive_t *, int, int);
838
839 ide_startstop_t __ide_error(ide_drive_t *, struct request *, u8, u8);
840
841 ide_startstop_t ide_error (ide_drive_t *drive, const char *msg, byte stat);
842
843 extern void ide_fix_driveid(struct hd_driveid *);
844
845 extern void ide_fixstring(u8 *, const int, const int);
846
847 int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
848
849 extern ide_startstop_t ide_do_reset (ide_drive_t *);
850
851 extern void ide_do_drive_cmd(ide_drive_t *, struct request *);
852
853 extern void ide_end_drive_cmd(ide_drive_t *, u8, u8);
854
855 enum {
856 IDE_TFLAG_LBA48 = (1 << 0),
857 IDE_TFLAG_FLAGGED = (1 << 2),
858 IDE_TFLAG_OUT_DATA = (1 << 3),
859 IDE_TFLAG_OUT_HOB_FEATURE = (1 << 4),
860 IDE_TFLAG_OUT_HOB_NSECT = (1 << 5),
861 IDE_TFLAG_OUT_HOB_LBAL = (1 << 6),
862 IDE_TFLAG_OUT_HOB_LBAM = (1 << 7),
863 IDE_TFLAG_OUT_HOB_LBAH = (1 << 8),
864 IDE_TFLAG_OUT_HOB = IDE_TFLAG_OUT_HOB_FEATURE |
865 IDE_TFLAG_OUT_HOB_NSECT |
866 IDE_TFLAG_OUT_HOB_LBAL |
867 IDE_TFLAG_OUT_HOB_LBAM |
868 IDE_TFLAG_OUT_HOB_LBAH,
869 IDE_TFLAG_OUT_FEATURE = (1 << 9),
870 IDE_TFLAG_OUT_NSECT = (1 << 10),
871 IDE_TFLAG_OUT_LBAL = (1 << 11),
872 IDE_TFLAG_OUT_LBAM = (1 << 12),
873 IDE_TFLAG_OUT_LBAH = (1 << 13),
874 IDE_TFLAG_OUT_TF = IDE_TFLAG_OUT_FEATURE |
875 IDE_TFLAG_OUT_NSECT |
876 IDE_TFLAG_OUT_LBAL |
877 IDE_TFLAG_OUT_LBAM |
878 IDE_TFLAG_OUT_LBAH,
879 IDE_TFLAG_OUT_DEVICE = (1 << 14),
880 IDE_TFLAG_WRITE = (1 << 15),
881 IDE_TFLAG_FLAGGED_SET_IN_FLAGS = (1 << 16),
882 IDE_TFLAG_IN_DATA = (1 << 17),
883 IDE_TFLAG_CUSTOM_HANDLER = (1 << 18),
884 IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 19),
885 IDE_TFLAG_IN_HOB_FEATURE = (1 << 20),
886 IDE_TFLAG_IN_HOB_NSECT = (1 << 21),
887 IDE_TFLAG_IN_HOB_LBAL = (1 << 22),
888 IDE_TFLAG_IN_HOB_LBAM = (1 << 23),
889 IDE_TFLAG_IN_HOB_LBAH = (1 << 24),
890 IDE_TFLAG_IN_HOB_LBA = IDE_TFLAG_IN_HOB_LBAL |
891 IDE_TFLAG_IN_HOB_LBAM |
892 IDE_TFLAG_IN_HOB_LBAH,
893 IDE_TFLAG_IN_HOB = IDE_TFLAG_IN_HOB_FEATURE |
894 IDE_TFLAG_IN_HOB_NSECT |
895 IDE_TFLAG_IN_HOB_LBA,
896 IDE_TFLAG_IN_FEATURE = (1 << 1),
897 IDE_TFLAG_IN_NSECT = (1 << 25),
898 IDE_TFLAG_IN_LBAL = (1 << 26),
899 IDE_TFLAG_IN_LBAM = (1 << 27),
900 IDE_TFLAG_IN_LBAH = (1 << 28),
901 IDE_TFLAG_IN_LBA = IDE_TFLAG_IN_LBAL |
902 IDE_TFLAG_IN_LBAM |
903 IDE_TFLAG_IN_LBAH,
904 IDE_TFLAG_IN_TF = IDE_TFLAG_IN_NSECT |
905 IDE_TFLAG_IN_LBA,
906 IDE_TFLAG_IN_DEVICE = (1 << 29),
907 IDE_TFLAG_HOB = IDE_TFLAG_OUT_HOB |
908 IDE_TFLAG_IN_HOB,
909 IDE_TFLAG_TF = IDE_TFLAG_OUT_TF |
910 IDE_TFLAG_IN_TF,
911 IDE_TFLAG_DEVICE = IDE_TFLAG_OUT_DEVICE |
912 IDE_TFLAG_IN_DEVICE,
913 /* force 16-bit I/O operations */
914 IDE_TFLAG_IO_16BIT = (1 << 30),
915 /* ide_task_t was allocated using kmalloc() */
916 IDE_TFLAG_DYN = (1 << 31),
917 };
918
919 struct ide_taskfile {
920 u8 hob_data; /* 0: high data byte (for TASKFILE IOCTL) */
921
922 u8 hob_feature; /* 1-5: additional data to support LBA48 */
923 u8 hob_nsect;
924 u8 hob_lbal;
925 u8 hob_lbam;
926 u8 hob_lbah;
927
928 u8 data; /* 6: low data byte (for TASKFILE IOCTL) */
929
930 union { /*  7: */
931 u8 error; /* read: error */
932 u8 feature; /* write: feature */
933 };
934
935 u8 nsect; /* 8: number of sectors */
936 u8 lbal; /* 9: LBA low */
937 u8 lbam; /* 10: LBA mid */
938 u8 lbah; /* 11: LBA high */
939
940 u8 device; /* 12: device select */
941
942 union { /* 13: */
943 u8 status; /*  read: status  */
944 u8 command; /* write: command */
945 };
946 };
947
948 typedef struct ide_task_s {
949 union {
950 struct ide_taskfile tf;
951 u8 tf_array[14];
952 };
953 u32 tf_flags;
954 int data_phase;
955 struct request *rq; /* copy of request */
956 void *special; /* valid_t generally */
957 } ide_task_t;
958
959 void ide_tf_dump(const char *, struct ide_taskfile *);
960
961 void ide_exec_command(ide_hwif_t *, u8);
962 u8 ide_read_status(ide_hwif_t *);
963 u8 ide_read_altstatus(ide_hwif_t *);
964 u8 ide_read_sff_dma_status(ide_hwif_t *);
965
966 void ide_set_irq(ide_hwif_t *, int);
967
968 void ide_tf_load(ide_drive_t *, ide_task_t *);
969 void ide_tf_read(ide_drive_t *, ide_task_t *);
970
971 void ide_input_data(ide_drive_t *, struct request *, void *, unsigned int);
972 void ide_output_data(ide_drive_t *, struct request *, void *, unsigned int);
973
974 extern void SELECT_DRIVE(ide_drive_t *);
975 void SELECT_MASK(ide_drive_t *, int);
976
977 u8 ide_read_error(ide_drive_t *);
978 void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
979
980 extern int drive_is_ready(ide_drive_t *);
981
982 void ide_pktcmd_tf_load(ide_drive_t *, u32, u16, u8);
983
984 ide_startstop_t ide_pc_intr(ide_drive_t *drive, struct ide_atapi_pc *pc,
985 ide_handler_t *handler, unsigned int timeout, ide_expiry_t *expiry,
986 void (*update_buffers)(ide_drive_t *, struct ide_atapi_pc *),
987 void (*retry_pc)(ide_drive_t *), void (*dsc_handle)(ide_drive_t *),
988 void (*io_buffers)(ide_drive_t *, struct ide_atapi_pc *, unsigned int,
989 int));
990 ide_startstop_t ide_transfer_pc(ide_drive_t *, struct ide_atapi_pc *,
991 ide_handler_t *, unsigned int, ide_expiry_t *);
992 ide_startstop_t ide_issue_pc(ide_drive_t *, struct ide_atapi_pc *,
993 ide_handler_t *, unsigned int, ide_expiry_t *);
994
995 ide_startstop_t do_rw_taskfile(ide_drive_t *, ide_task_t *);
996
997 void task_end_request(ide_drive_t *, struct request *, u8);
998
999 int ide_raw_taskfile(ide_drive_t *, ide_task_t *, u8 *, u16);
1000 int ide_no_data_taskfile(ide_drive_t *, ide_task_t *);
1001
1002 int ide_taskfile_ioctl(ide_drive_t *, unsigned int, unsigned long);
1003 int ide_cmd_ioctl(ide_drive_t *, unsigned int, unsigned long);
1004 int ide_task_ioctl(ide_drive_t *, unsigned int, unsigned long);
1005
1006 extern int ide_driveid_update(ide_drive_t *);
1007 extern int ide_config_drive_speed(ide_drive_t *, u8);
1008 extern u8 eighty_ninty_three (ide_drive_t *);
1009 extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
1010
1011 extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
1012
1013 extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
1014
1015 extern int ide_spin_wait_hwgroup(ide_drive_t *);
1016 extern void ide_timer_expiry(unsigned long);
1017 extern irqreturn_t ide_intr(int irq, void *dev_id);
1018 extern void do_ide_request(struct request_queue *);
1019
1020 void ide_init_disk(struct gendisk *, ide_drive_t *);
1021
1022 #ifdef CONFIG_IDEPCI_PCIBUS_ORDER
1023 extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
1024 #define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
1025 #else
1026 #define ide_pci_register_driver(d) pci_register_driver(d)
1027 #endif
1028
1029 void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *, int,
1030 hw_regs_t *, hw_regs_t **);
1031 void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
1032
1033 #ifdef CONFIG_BLK_DEV_IDEDMA_PCI
1034 int ide_pci_set_master(struct pci_dev *, const char *);
1035 unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
1036 extern const struct ide_dma_ops sff_dma_ops;
1037 int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
1038 int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
1039 #else
1040 static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
1041 const struct ide_port_info *d)
1042 {
1043 return -EINVAL;
1044 }
1045 #endif
1046
1047 typedef struct ide_pci_enablebit_s {
1048 u8 reg; /* byte pci reg holding the enable-bit */
1049 u8 mask; /* mask to isolate the enable-bit */
1050 u8 val; /* value of masked reg when "enabled" */
1051 } ide_pci_enablebit_t;
1052
1053 enum {
1054 /* Uses ISA control ports not PCI ones. */
1055 IDE_HFLAG_ISA_PORTS = (1 << 0),
1056 /* single port device */
1057 IDE_HFLAG_SINGLE = (1 << 1),
1058 /* don't use legacy PIO blacklist */
1059 IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
1060 /* set for the second port of QD65xx */
1061 IDE_HFLAG_QD_2ND_PORT = (1 << 3),
1062 /* use PIO8/9 for prefetch off/on */
1063 IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
1064 /* use PIO6/7 for fast-devsel off/on */
1065 IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
1066 /* use 100-102 and 200-202 PIO values to set DMA modes */
1067 IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
1068 /*
1069 * keep DMA setting when programming PIO mode, may be used only
1070 * for hosts which have separate PIO and DMA timings (ie. PMAC)
1071 */
1072 IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
1073 /* program host for the transfer mode after programming device */
1074 IDE_HFLAG_POST_SET_MODE = (1 << 8),
1075 /* don't program host/device for the transfer mode ("smart" hosts) */
1076 IDE_HFLAG_NO_SET_MODE = (1 << 9),
1077 /* trust BIOS for programming chipset/device for DMA */
1078 IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
1079 /* host is CS5510/CS5520 */
1080 IDE_HFLAG_CS5520 = (1 << 11),
1081 /* ATAPI DMA is unsupported */
1082 IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
1083 /* set if host is a "non-bootable" controller */
1084 IDE_HFLAG_NON_BOOTABLE = (1 << 13),
1085 /* host doesn't support DMA */
1086 IDE_HFLAG_NO_DMA = (1 << 14),
1087 /* check if host is PCI IDE device before allowing DMA */
1088 IDE_HFLAG_NO_AUTODMA = (1 << 15),
1089 /* host uses MMIO */
1090 IDE_HFLAG_MMIO = (1 << 16),
1091 /* no LBA48 */
1092 IDE_HFLAG_NO_LBA48 = (1 << 17),
1093 /* no LBA48 DMA */
1094 IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
1095 /* data FIFO is cleared by an error */
1096 IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
1097 /* serialize ports */
1098 IDE_HFLAG_SERIALIZE = (1 << 20),
1099 /* use legacy IRQs */
1100 IDE_HFLAG_LEGACY_IRQS = (1 << 21),
1101 /* force use of legacy IRQs */
1102 IDE_HFLAG_FORCE_LEGACY_IRQS = (1 << 22),
1103 /* limit LBA48 requests to 256 sectors */
1104 IDE_HFLAG_RQSIZE_256 = (1 << 23),
1105 /* use 32-bit I/O ops */
1106 IDE_HFLAG_IO_32BIT = (1 << 24),
1107 /* unmask IRQs */
1108 IDE_HFLAG_UNMASK_IRQS = (1 << 25),
1109 /* serialize ports if DMA is possible (for sl82c105) */
1110 IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
1111 /* force host out of "simplex" mode */
1112 IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
1113 /* DSC overlap is unsupported */
1114 IDE_HFLAG_NO_DSC = (1 << 29),
1115 /* never use 32-bit I/O ops */
1116 IDE_HFLAG_NO_IO_32BIT = (1 << 30),
1117 /* never unmask IRQs */
1118 IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
1119 };
1120
1121 #ifdef CONFIG_BLK_DEV_OFFBOARD
1122 # define IDE_HFLAG_OFF_BOARD 0
1123 #else
1124 # define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
1125 #endif
1126
1127 struct ide_port_info {
1128 char *name;
1129 unsigned int (*init_chipset)(struct pci_dev *, const char *);
1130 void (*init_iops)(ide_hwif_t *);
1131 void (*init_hwif)(ide_hwif_t *);
1132 int (*init_dma)(ide_hwif_t *,
1133 const struct ide_port_info *);
1134
1135 const struct ide_tp_ops *tp_ops;
1136 const struct ide_port_ops *port_ops;
1137 const struct ide_dma_ops *dma_ops;
1138
1139 ide_pci_enablebit_t enablebits[2];
1140 hwif_chipset_t chipset;
1141 u32 host_flags;
1142 u8 pio_mask;
1143 u8 swdma_mask;
1144 u8 mwdma_mask;
1145 u8 udma_mask;
1146 };
1147
1148 int ide_setup_pci_device(struct pci_dev *, const struct ide_port_info *);
1149 int ide_setup_pci_devices(struct pci_dev *, struct pci_dev *, const struct ide_port_info *);
1150
1151 void ide_map_sg(ide_drive_t *, struct request *);
1152 void ide_init_sg_cmd(ide_drive_t *, struct request *);
1153
1154 #define BAD_DMA_DRIVE 0
1155 #define GOOD_DMA_DRIVE 1
1156
1157 struct drive_list_entry {
1158 const char *id_model;
1159 const char *id_firmware;
1160 };
1161
1162 int ide_in_drive_list(struct hd_driveid *, const struct drive_list_entry *);
1163
1164 #ifdef CONFIG_BLK_DEV_IDEDMA
1165 int __ide_dma_bad_drive(ide_drive_t *);
1166 int ide_id_dma_bug(ide_drive_t *);
1167
1168 u8 ide_find_dma_mode(ide_drive_t *, u8);
1169
1170 static inline u8 ide_max_dma_mode(ide_drive_t *drive)
1171 {
1172 return ide_find_dma_mode(drive, XFER_UDMA_6);
1173 }
1174
1175 void ide_dma_off_quietly(ide_drive_t *);
1176 void ide_dma_off(ide_drive_t *);
1177 void ide_dma_on(ide_drive_t *);
1178 int ide_set_dma(ide_drive_t *);
1179 void ide_check_dma_crc(ide_drive_t *);
1180 ide_startstop_t ide_dma_intr(ide_drive_t *);
1181
1182 int ide_build_sglist(ide_drive_t *, struct request *);
1183 void ide_destroy_dmatable(ide_drive_t *);
1184
1185 #ifdef CONFIG_BLK_DEV_IDEDMA_SFF
1186 extern int ide_build_dmatable(ide_drive_t *, struct request *);
1187 int ide_allocate_dma_engine(ide_hwif_t *);
1188 void ide_release_dma_engine(ide_hwif_t *);
1189
1190 void ide_dma_host_set(ide_drive_t *, int);
1191 extern int ide_dma_setup(ide_drive_t *);
1192 void ide_dma_exec_cmd(ide_drive_t *, u8);
1193 extern void ide_dma_start(ide_drive_t *);
1194 extern int __ide_dma_end(ide_drive_t *);
1195 int ide_dma_test_irq(ide_drive_t *);
1196 extern void ide_dma_lost_irq(ide_drive_t *);
1197 extern void ide_dma_timeout(ide_drive_t *);
1198 #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
1199
1200 #else
1201 static inline int ide_id_dma_bug(ide_drive_t *drive) { return 0; }
1202 static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
1203 static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
1204 static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
1205 static inline void ide_dma_off(ide_drive_t *drive) { ; }
1206 static inline void ide_dma_on(ide_drive_t *drive) { ; }
1207 static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
1208 static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
1209 static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
1210 #endif /* CONFIG_BLK_DEV_IDEDMA */
1211
1212 #ifndef CONFIG_BLK_DEV_IDEDMA_SFF
1213 static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
1214 #endif
1215
1216 #ifdef CONFIG_BLK_DEV_IDEACPI
1217 extern int ide_acpi_exec_tfs(ide_drive_t *drive);
1218 extern void ide_acpi_get_timing(ide_hwif_t *hwif);
1219 extern void ide_acpi_push_timing(ide_hwif_t *hwif);
1220 extern void ide_acpi_init(ide_hwif_t *hwif);
1221 void ide_acpi_port_init_devices(ide_hwif_t *);
1222 extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
1223 #else
1224 static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
1225 static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
1226 static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
1227 static inline void ide_acpi_init(ide_hwif_t *hwif) { ; }
1228 static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
1229 static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
1230 #endif
1231
1232 void ide_remove_port_from_hwgroup(ide_hwif_t *);
1233 void ide_unregister(ide_hwif_t *);
1234
1235 void ide_register_region(struct gendisk *);
1236 void ide_unregister_region(struct gendisk *);
1237
1238 void ide_undecoded_slave(ide_drive_t *);
1239
1240 void ide_port_apply_params(ide_hwif_t *);
1241
1242 struct ide_host *ide_host_alloc_all(const struct ide_port_info *, hw_regs_t **);
1243 struct ide_host *ide_host_alloc(const struct ide_port_info *, hw_regs_t **);
1244 void ide_host_free(struct ide_host *);
1245 int ide_host_register(struct ide_host *, const struct ide_port_info *,
1246 hw_regs_t **);
1247 int ide_host_add(const struct ide_port_info *, hw_regs_t **,
1248 struct ide_host **);
1249 void ide_host_remove(struct ide_host *);
1250 int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
1251 void ide_port_unregister_devices(ide_hwif_t *);
1252 void ide_port_scan(ide_hwif_t *);
1253
1254 static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
1255 {
1256 return hwif->hwif_data;
1257 }
1258
1259 static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
1260 {
1261 hwif->hwif_data = data;
1262 }
1263
1264 const char *ide_xfer_verbose(u8 mode);
1265 extern void ide_toggle_bounce(ide_drive_t *drive, int on);
1266 extern int ide_set_xfer_rate(ide_drive_t *drive, u8 rate);
1267
1268 static inline int ide_dev_has_iordy(struct hd_driveid *id)
1269 {
1270 return ((id->field_valid & 2) && (id->capability & 8)) ? 1 : 0;
1271 }
1272
1273 static inline int ide_dev_is_sata(struct hd_driveid *id)
1274 {
1275 /*
1276 * See if word 93 is 0 AND drive is at least ATA-5 compatible
1277 * verifying that word 80 by casting it to a signed type --
1278 * this trick allows us to filter out the reserved values of
1279 * 0x0000 and 0xffff along with the earlier ATA revisions...
1280 */
1281 if (id->hw_config == 0 && (short)id->major_rev_num >= 0x0020)
1282 return 1;
1283 return 0;
1284 }
1285
1286 u64 ide_get_lba_addr(struct ide_taskfile *, int);
1287 u8 ide_dump_status(ide_drive_t *, const char *, u8);
1288
1289 struct ide_timing {
1290 u8 mode;
1291 u8 setup; /* t1 */
1292 u16 act8b; /* t2 for 8-bit io */
1293 u16 rec8b; /* t2i for 8-bit io */
1294 u16 cyc8b; /* t0 for 8-bit io */
1295 u16 active; /* t2 or tD */
1296 u16 recover; /* t2i or tK */
1297 u16 cycle; /* t0 */
1298 u16 udma; /* t2CYCTYP/2 */
1299 };
1300
1301 enum {
1302 IDE_TIMING_SETUP = (1 << 0),
1303 IDE_TIMING_ACT8B = (1 << 1),
1304 IDE_TIMING_REC8B = (1 << 2),
1305 IDE_TIMING_CYC8B = (1 << 3),
1306 IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
1307 IDE_TIMING_CYC8B,
1308 IDE_TIMING_ACTIVE = (1 << 4),
1309 IDE_TIMING_RECOVER = (1 << 5),
1310 IDE_TIMING_CYCLE = (1 << 6),
1311 IDE_TIMING_UDMA = (1 << 7),
1312 IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
1313 IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
1314 IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
1315 };
1316
1317 struct ide_timing *ide_timing_find_mode(u8);
1318 u16 ide_pio_cycle_time(ide_drive_t *, u8);
1319 void ide_timing_merge(struct ide_timing *, struct ide_timing *,
1320 struct ide_timing *, unsigned int);
1321 int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
1322
1323 int ide_scan_pio_blacklist(char *);
1324
1325 u8 ide_get_best_pio_mode(ide_drive_t *, u8, u8);
1326
1327 int ide_set_pio_mode(ide_drive_t *, u8);
1328 int ide_set_dma_mode(ide_drive_t *, u8);
1329
1330 void ide_set_pio(ide_drive_t *, u8);
1331
1332 static inline void ide_set_max_pio(ide_drive_t *drive)
1333 {
1334 ide_set_pio(drive, 255);
1335 }
1336
1337 extern spinlock_t ide_lock;
1338 extern struct mutex ide_cfg_mtx;
1339 /*
1340 * Structure locking:
1341 *
1342 * ide_cfg_mtx and ide_lock together protect changes to
1343 * ide_hwif_t->{next,hwgroup}
1344 * ide_drive_t->next
1345 *
1346 * ide_hwgroup_t->busy: ide_lock
1347 * ide_hwgroup_t->hwif: ide_lock
1348 * ide_hwif_t->mate: constant, no locking
1349 * ide_drive_t->hwif: constant, no locking
1350 */
1351
1352 #define local_irq_set(flags) do { local_save_flags((flags)); local_irq_enable_in_hardirq(); } while (0)
1353
1354 extern struct bus_type ide_bus_type;
1355 extern struct class *ide_port_class;
1356
1357 /* check if CACHE FLUSH (EXT) command is supported (bits defined in ATA-6) */
1358 #define ide_id_has_flush_cache(id) ((id)->cfs_enable_2 & 0x3000)
1359
1360 /* some Maxtor disks have bit 13 defined incorrectly so check bit 10 too */
1361 #define ide_id_has_flush_cache_ext(id) \
1362 (((id)->cfs_enable_2 & 0x2400) == 0x2400)
1363
1364 static inline void ide_dump_identify(u8 *id)
1365 {
1366 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
1367 }
1368
1369 static inline int hwif_to_node(ide_hwif_t *hwif)
1370 {
1371 struct pci_dev *dev = to_pci_dev(hwif->dev);
1372 return hwif->dev ? pcibus_to_node(dev->bus) : -1;
1373 }
1374
1375 static inline ide_drive_t *ide_get_paired_drive(ide_drive_t *drive)
1376 {
1377 ide_hwif_t *hwif = HWIF(drive);
1378
1379 return &hwif->drives[(drive->dn ^ 1) & 1];
1380 }
1381 #endif /* _IDE_H */
Support for the Chinese Samsung S3C2440 based development boards