?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
knfsd: Validate filehandle type in fsid_source
[linux-2.6/mini2440.git] / drivers / ata / sata_qstor.c
blob5e1dfdda698f0626baeb6194ff4cfc87038289a7
1 /*
2 * sata_qstor.c - Pacific Digital Corporation QStor SATA
3 *
4 * Maintained by: Mark Lord <mlord@pobox.com>
5 *
6 * Copyright 2005 Pacific Digital Corporation.
7 * (OSL/GPL code release authorized by Jalil Fadavi).
8 *
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2, or (at your option)
13 * any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; see the file COPYING. If not, write to
22 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
23 *
24 *
25 * libata documentation is available via 'make {ps|pdf}docs',
26 * as Documentation/DocBook/libata.*
27 *
28 */
29
30 #include <linux/kernel.h>
31 #include <linux/module.h>
32 #include <linux/pci.h>
33 #include <linux/init.h>
34 #include <linux/blkdev.h>
35 #include <linux/delay.h>
36 #include <linux/interrupt.h>
37 #include <linux/device.h>
38 #include <scsi/scsi_host.h>
39 #include <linux/libata.h>
40
41 #define DRV_NAME "sata_qstor"
42 #define DRV_VERSION "0.09"
43
44 enum {
45 QS_MMIO_BAR = 4,
46
47 QS_PORTS = 4,
48 QS_MAX_PRD = LIBATA_MAX_PRD,
49 QS_CPB_ORDER = 6,
50 QS_CPB_BYTES = (1 << QS_CPB_ORDER),
51 QS_PRD_BYTES = QS_MAX_PRD * 16,
52 QS_PKT_BYTES = QS_CPB_BYTES + QS_PRD_BYTES,
53
54 /* global register offsets */
55 QS_HCF_CNFG3 = 0x0003, /* host configuration offset */
56 QS_HID_HPHY = 0x0004, /* host physical interface info */
57 QS_HCT_CTRL = 0x00e4, /* global interrupt mask offset */
58 QS_HST_SFF = 0x0100, /* host status fifo offset */
59 QS_HVS_SERD3 = 0x0393, /* PHY enable offset */
60
61 /* global control bits */
62 QS_HPHY_64BIT = (1 << 1), /* 64-bit bus detected */
63 QS_CNFG3_GSRST = 0x01, /* global chip reset */
64 QS_SERD3_PHY_ENA = 0xf0, /* PHY detection ENAble*/
65
66 /* per-channel register offsets */
67 QS_CCF_CPBA = 0x0710, /* chan CPB base address */
68 QS_CCF_CSEP = 0x0718, /* chan CPB separation factor */
69 QS_CFC_HUFT = 0x0800, /* host upstream fifo threshold */
70 QS_CFC_HDFT = 0x0804, /* host downstream fifo threshold */
71 QS_CFC_DUFT = 0x0808, /* dev upstream fifo threshold */
72 QS_CFC_DDFT = 0x080c, /* dev downstream fifo threshold */
73 QS_CCT_CTR0 = 0x0900, /* chan control-0 offset */
74 QS_CCT_CTR1 = 0x0901, /* chan control-1 offset */
75 QS_CCT_CFF = 0x0a00, /* chan command fifo offset */
76
77 /* channel control bits */
78 QS_CTR0_REG = (1 << 1), /* register mode (vs. pkt mode) */
79 QS_CTR0_CLER = (1 << 2), /* clear channel errors */
80 QS_CTR1_RDEV = (1 << 1), /* sata phy/comms reset */
81 QS_CTR1_RCHN = (1 << 4), /* reset channel logic */
82 QS_CCF_RUN_PKT = 0x107, /* RUN a new dma PKT */
83
84 /* pkt sub-field headers */
85 QS_HCB_HDR = 0x01, /* Host Control Block header */
86 QS_DCB_HDR = 0x02, /* Device Control Block header */
87
88 /* pkt HCB flag bits */
89 QS_HF_DIRO = (1 << 0), /* data DIRection Out */
90 QS_HF_DAT = (1 << 3), /* DATa pkt */
91 QS_HF_IEN = (1 << 4), /* Interrupt ENable */
92 QS_HF_VLD = (1 << 5), /* VaLiD pkt */
93
94 /* pkt DCB flag bits */
95 QS_DF_PORD = (1 << 2), /* Pio OR Dma */
96 QS_DF_ELBA = (1 << 3), /* Extended LBA (lba48) */
97
98 /* PCI device IDs */
99 board_2068_idx = 0, /* QStor 4-port SATA/RAID */
100 };
101
102 enum {
103 QS_DMA_BOUNDARY = ~0UL
104 };
105
106 typedef enum { qs_state_idle, qs_state_pkt, qs_state_mmio } qs_state_t;
107
108 struct qs_port_priv {
109 u8 *pkt;
110 dma_addr_t pkt_dma;
111 qs_state_t state;
112 };
113
114 static int qs_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val);
115 static int qs_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val);
116 static int qs_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
117 static int qs_port_start(struct ata_port *ap);
118 static void qs_host_stop(struct ata_host *host);
119 static void qs_phy_reset(struct ata_port *ap);
120 static void qs_qc_prep(struct ata_queued_cmd *qc);
121 static unsigned int qs_qc_issue(struct ata_queued_cmd *qc);
122 static int qs_check_atapi_dma(struct ata_queued_cmd *qc);
123 static void qs_bmdma_stop(struct ata_queued_cmd *qc);
124 static u8 qs_bmdma_status(struct ata_port *ap);
125 static void qs_irq_clear(struct ata_port *ap);
126 static void qs_eng_timeout(struct ata_port *ap);
127
128 static struct scsi_host_template qs_ata_sht = {
129 .module = THIS_MODULE,
130 .name = DRV_NAME,
131 .ioctl = ata_scsi_ioctl,
132 .queuecommand = ata_scsi_queuecmd,
133 .can_queue = ATA_DEF_QUEUE,
134 .this_id = ATA_SHT_THIS_ID,
135 .sg_tablesize = QS_MAX_PRD,
136 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
137 .emulated = ATA_SHT_EMULATED,
138 //FIXME .use_clustering = ATA_SHT_USE_CLUSTERING,
139 .use_clustering = ENABLE_CLUSTERING,
140 .proc_name = DRV_NAME,
141 .dma_boundary = QS_DMA_BOUNDARY,
142 .slave_configure = ata_scsi_slave_config,
143 .slave_destroy = ata_scsi_slave_destroy,
144 .bios_param = ata_std_bios_param,
145 };
146
147 static const struct ata_port_operations qs_ata_ops = {
148 .port_disable = ata_port_disable,
149 .tf_load = ata_tf_load,
150 .tf_read = ata_tf_read,
151 .check_status = ata_check_status,
152 .check_atapi_dma = qs_check_atapi_dma,
153 .exec_command = ata_exec_command,
154 .dev_select = ata_std_dev_select,
155 .phy_reset = qs_phy_reset,
156 .qc_prep = qs_qc_prep,
157 .qc_issue = qs_qc_issue,
158 .data_xfer = ata_data_xfer,
159 .eng_timeout = qs_eng_timeout,
160 .irq_clear = qs_irq_clear,
161 .irq_on = ata_irq_on,
162 .irq_ack = ata_irq_ack,
163 .scr_read = qs_scr_read,
164 .scr_write = qs_scr_write,
165 .port_start = qs_port_start,
166 .host_stop = qs_host_stop,
167 .bmdma_stop = qs_bmdma_stop,
168 .bmdma_status = qs_bmdma_status,
169 };
170
171 static const struct ata_port_info qs_port_info[] = {
172 /* board_2068_idx */
173 {
174 .flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
175 ATA_FLAG_SATA_RESET |
176 //FIXME ATA_FLAG_SRST |
177 ATA_FLAG_MMIO | ATA_FLAG_PIO_POLLING,
178 .pio_mask = 0x10, /* pio4 */
179 .udma_mask = ATA_UDMA6,
180 .port_ops = &qs_ata_ops,
181 },
182 };
183
184 static const struct pci_device_id qs_ata_pci_tbl[] = {
185 { PCI_VDEVICE(PDC, 0x2068), board_2068_idx },
186
187 { } /* terminate list */
188 };
189
190 static struct pci_driver qs_ata_pci_driver = {
191 .name = DRV_NAME,
192 .id_table = qs_ata_pci_tbl,
193 .probe = qs_ata_init_one,
194 .remove = ata_pci_remove_one,
195 };
196
197 static void __iomem *qs_mmio_base(struct ata_host *host)
198 {
199 return host->iomap[QS_MMIO_BAR];
200 }
201
202 static int qs_check_atapi_dma(struct ata_queued_cmd *qc)
203 {
204 return 1; /* ATAPI DMA not supported */
205 }
206
207 static void qs_bmdma_stop(struct ata_queued_cmd *qc)
208 {
209 /* nothing */
210 }
211
212 static u8 qs_bmdma_status(struct ata_port *ap)
213 {
214 return 0;
215 }
216
217 static void qs_irq_clear(struct ata_port *ap)
218 {
219 /* nothing */
220 }
221
222 static inline void qs_enter_reg_mode(struct ata_port *ap)
223 {
224 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
225
226 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
227 readb(chan + QS_CCT_CTR0); /* flush */
228 }
229
230 static inline void qs_reset_channel_logic(struct ata_port *ap)
231 {
232 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
233
234 writeb(QS_CTR1_RCHN, chan + QS_CCT_CTR1);
235 readb(chan + QS_CCT_CTR0); /* flush */
236 qs_enter_reg_mode(ap);
237 }
238
239 static void qs_phy_reset(struct ata_port *ap)
240 {
241 struct qs_port_priv *pp = ap->private_data;
242
243 pp->state = qs_state_idle;
244 qs_reset_channel_logic(ap);
245 sata_phy_reset(ap);
246 }
247
248 static void qs_eng_timeout(struct ata_port *ap)
249 {
250 struct qs_port_priv *pp = ap->private_data;
251
252 if (pp->state != qs_state_idle) /* healthy paranoia */
253 pp->state = qs_state_mmio;
254 qs_reset_channel_logic(ap);
255 ata_eng_timeout(ap);
256 }
257
258 static int qs_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val)
259 {
260 if (sc_reg > SCR_CONTROL)
261 return -EINVAL;
262 *val = readl(ap->ioaddr.scr_addr + (sc_reg * 8));
263 return 0;
264 }
265
266 static int qs_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val)
267 {
268 if (sc_reg > SCR_CONTROL)
269 return -EINVAL;
270 writel(val, ap->ioaddr.scr_addr + (sc_reg * 8));
271 return 0;
272 }
273
274 static unsigned int qs_fill_sg(struct ata_queued_cmd *qc)
275 {
276 struct scatterlist *sg;
277 struct ata_port *ap = qc->ap;
278 struct qs_port_priv *pp = ap->private_data;
279 unsigned int nelem;
280 u8 *prd = pp->pkt + QS_CPB_BYTES;
281
282 WARN_ON(qc->__sg == NULL);
283 WARN_ON(qc->n_elem == 0 && qc->pad_len == 0);
284
285 nelem = 0;
286 ata_for_each_sg(sg, qc) {
287 u64 addr;
288 u32 len;
289
290 addr = sg_dma_address(sg);
291 *(__le64 *)prd = cpu_to_le64(addr);
292 prd += sizeof(u64);
293
294 len = sg_dma_len(sg);
295 *(__le32 *)prd = cpu_to_le32(len);
296 prd += sizeof(u64);
297
298 VPRINTK("PRD[%u] = (0x%llX, 0x%X)\n", nelem,
299 (unsigned long long)addr, len);
300 nelem++;
301 }
302
303 return nelem;
304 }
305
306 static void qs_qc_prep(struct ata_queued_cmd *qc)
307 {
308 struct qs_port_priv *pp = qc->ap->private_data;
309 u8 dflags = QS_DF_PORD, *buf = pp->pkt;
310 u8 hflags = QS_HF_DAT | QS_HF_IEN | QS_HF_VLD;
311 u64 addr;
312 unsigned int nelem;
313
314 VPRINTK("ENTER\n");
315
316 qs_enter_reg_mode(qc->ap);
317 if (qc->tf.protocol != ATA_PROT_DMA) {
318 ata_qc_prep(qc);
319 return;
320 }
321
322 nelem = qs_fill_sg(qc);
323
324 if ((qc->tf.flags & ATA_TFLAG_WRITE))
325 hflags |= QS_HF_DIRO;
326 if ((qc->tf.flags & ATA_TFLAG_LBA48))
327 dflags |= QS_DF_ELBA;
328
329 /* host control block (HCB) */
330 buf[ 0] = QS_HCB_HDR;
331 buf[ 1] = hflags;
332 *(__le32 *)(&buf[ 4]) = cpu_to_le32(qc->nbytes);
333 *(__le32 *)(&buf[ 8]) = cpu_to_le32(nelem);
334 addr = ((u64)pp->pkt_dma) + QS_CPB_BYTES;
335 *(__le64 *)(&buf[16]) = cpu_to_le64(addr);
336
337 /* device control block (DCB) */
338 buf[24] = QS_DCB_HDR;
339 buf[28] = dflags;
340
341 /* frame information structure (FIS) */
342 ata_tf_to_fis(&qc->tf, 0, 1, &buf[32]);
343 }
344
345 static inline void qs_packet_start(struct ata_queued_cmd *qc)
346 {
347 struct ata_port *ap = qc->ap;
348 u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
349
350 VPRINTK("ENTER, ap %p\n", ap);
351
352 writeb(QS_CTR0_CLER, chan + QS_CCT_CTR0);
353 wmb(); /* flush PRDs and pkt to memory */
354 writel(QS_CCF_RUN_PKT, chan + QS_CCT_CFF);
355 readl(chan + QS_CCT_CFF); /* flush */
356 }
357
358 static unsigned int qs_qc_issue(struct ata_queued_cmd *qc)
359 {
360 struct qs_port_priv *pp = qc->ap->private_data;
361
362 switch (qc->tf.protocol) {
363 case ATA_PROT_DMA:
364
365 pp->state = qs_state_pkt;
366 qs_packet_start(qc);
367 return 0;
368
369 case ATA_PROT_ATAPI_DMA:
370 BUG();
371 break;
372
373 default:
374 break;
375 }
376
377 pp->state = qs_state_mmio;
378 return ata_qc_issue_prot(qc);
379 }
380
381 static inline unsigned int qs_intr_pkt(struct ata_host *host)
382 {
383 unsigned int handled = 0;
384 u8 sFFE;
385 u8 __iomem *mmio_base = qs_mmio_base(host);
386
387 do {
388 u32 sff0 = readl(mmio_base + QS_HST_SFF);
389 u32 sff1 = readl(mmio_base + QS_HST_SFF + 4);
390 u8 sEVLD = (sff1 >> 30) & 0x01; /* valid flag */
391 sFFE = sff1 >> 31; /* empty flag */
392
393 if (sEVLD) {
394 u8 sDST = sff0 >> 16; /* dev status */
395 u8 sHST = sff1 & 0x3f; /* host status */
396 unsigned int port_no = (sff1 >> 8) & 0x03;
397 struct ata_port *ap = host->ports[port_no];
398
399 DPRINTK("SFF=%08x%08x: sCHAN=%u sHST=%d sDST=%02x\n",
400 sff1, sff0, port_no, sHST, sDST);
401 handled = 1;
402 if (ap && !(ap->flags & ATA_FLAG_DISABLED)) {
403 struct ata_queued_cmd *qc;
404 struct qs_port_priv *pp = ap->private_data;
405 if (!pp || pp->state != qs_state_pkt)
406 continue;
407 qc = ata_qc_from_tag(ap, ap->active_tag);
408 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) {
409 switch (sHST) {
410 case 0: /* successful CPB */
411 case 3: /* device error */
412 pp->state = qs_state_idle;
413 qs_enter_reg_mode(qc->ap);
414 qc->err_mask |= ac_err_mask(sDST);
415 ata_qc_complete(qc);
416 break;
417 default:
418 break;
419 }
420 }
421 }
422 }
423 } while (!sFFE);
424 return handled;
425 }
426
427 static inline unsigned int qs_intr_mmio(struct ata_host *host)
428 {
429 unsigned int handled = 0, port_no;
430
431 for (port_no = 0; port_no < host->n_ports; ++port_no) {
432 struct ata_port *ap;
433 ap = host->ports[port_no];
434 if (ap &&
435 !(ap->flags & ATA_FLAG_DISABLED)) {
436 struct ata_queued_cmd *qc;
437 struct qs_port_priv *pp = ap->private_data;
438 if (!pp || pp->state != qs_state_mmio)
439 continue;
440 qc = ata_qc_from_tag(ap, ap->active_tag);
441 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) {
442
443 /* check main status, clearing INTRQ */
444 u8 status = ata_check_status(ap);
445 if ((status & ATA_BUSY))
446 continue;
447 DPRINTK("ata%u: protocol %d (dev_stat 0x%X)\n",
448 ap->print_id, qc->tf.protocol, status);
449
450 /* complete taskfile transaction */
451 pp->state = qs_state_idle;
452 qc->err_mask |= ac_err_mask(status);
453 ata_qc_complete(qc);
454 handled = 1;
455 }
456 }
457 }
458 return handled;
459 }
460
461 static irqreturn_t qs_intr(int irq, void *dev_instance)
462 {
463 struct ata_host *host = dev_instance;
464 unsigned int handled = 0;
465
466 VPRINTK("ENTER\n");
467
468 spin_lock(&host->lock);
469 handled = qs_intr_pkt(host) | qs_intr_mmio(host);
470 spin_unlock(&host->lock);
471
472 VPRINTK("EXIT\n");
473
474 return IRQ_RETVAL(handled);
475 }
476
477 static void qs_ata_setup_port(struct ata_ioports *port, void __iomem *base)
478 {
479 port->cmd_addr =
480 port->data_addr = base + 0x400;
481 port->error_addr =
482 port->feature_addr = base + 0x408; /* hob_feature = 0x409 */
483 port->nsect_addr = base + 0x410; /* hob_nsect = 0x411 */
484 port->lbal_addr = base + 0x418; /* hob_lbal = 0x419 */
485 port->lbam_addr = base + 0x420; /* hob_lbam = 0x421 */
486 port->lbah_addr = base + 0x428; /* hob_lbah = 0x429 */
487 port->device_addr = base + 0x430;
488 port->status_addr =
489 port->command_addr = base + 0x438;
490 port->altstatus_addr =
491 port->ctl_addr = base + 0x440;
492 port->scr_addr = base + 0xc00;
493 }
494
495 static int qs_port_start(struct ata_port *ap)
496 {
497 struct device *dev = ap->host->dev;
498 struct qs_port_priv *pp;
499 void __iomem *mmio_base = qs_mmio_base(ap->host);
500 void __iomem *chan = mmio_base + (ap->port_no * 0x4000);
501 u64 addr;
502 int rc;
503
504 rc = ata_port_start(ap);
505 if (rc)
506 return rc;
507 qs_enter_reg_mode(ap);
508 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
509 if (!pp)
510 return -ENOMEM;
511 pp->pkt = dmam_alloc_coherent(dev, QS_PKT_BYTES, &pp->pkt_dma,
512 GFP_KERNEL);
513 if (!pp->pkt)
514 return -ENOMEM;
515 memset(pp->pkt, 0, QS_PKT_BYTES);
516 ap->private_data = pp;
517
518 addr = (u64)pp->pkt_dma;
519 writel((u32) addr, chan + QS_CCF_CPBA);
520 writel((u32)(addr >> 32), chan + QS_CCF_CPBA + 4);
521 return 0;
522 }
523
524 static void qs_host_stop(struct ata_host *host)
525 {
526 void __iomem *mmio_base = qs_mmio_base(host);
527
528 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
529 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
530 }
531
532 static void qs_host_init(struct ata_host *host, unsigned int chip_id)
533 {
534 void __iomem *mmio_base = host->iomap[QS_MMIO_BAR];
535 unsigned int port_no;
536
537 writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
538 writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
539
540 /* reset each channel in turn */
541 for (port_no = 0; port_no < host->n_ports; ++port_no) {
542 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
543 writeb(QS_CTR1_RDEV|QS_CTR1_RCHN, chan + QS_CCT_CTR1);
544 writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
545 readb(chan + QS_CCT_CTR0); /* flush */
546 }
547 writeb(QS_SERD3_PHY_ENA, mmio_base + QS_HVS_SERD3); /* enable phy */
548
549 for (port_no = 0; port_no < host->n_ports; ++port_no) {
550 u8 __iomem *chan = mmio_base + (port_no * 0x4000);
551 /* set FIFO depths to same settings as Windows driver */
552 writew(32, chan + QS_CFC_HUFT);
553 writew(32, chan + QS_CFC_HDFT);
554 writew(10, chan + QS_CFC_DUFT);
555 writew( 8, chan + QS_CFC_DDFT);
556 /* set CPB size in bytes, as a power of two */
557 writeb(QS_CPB_ORDER, chan + QS_CCF_CSEP);
558 }
559 writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
560 }
561
562 /*
563 * The QStor understands 64-bit buses, and uses 64-bit fields
564 * for DMA pointers regardless of bus width. We just have to
565 * make sure our DMA masks are set appropriately for whatever
566 * bridge lies between us and the QStor, and then the DMA mapping
567 * code will ensure we only ever "see" appropriate buffer addresses.
568 * If we're 32-bit limited somewhere, then our 64-bit fields will
569 * just end up with zeros in the upper 32-bits, without any special
570 * logic required outside of this routine (below).
571 */
572 static int qs_set_dma_masks(struct pci_dev *pdev, void __iomem *mmio_base)
573 {
574 u32 bus_info = readl(mmio_base + QS_HID_HPHY);
575 int rc, have_64bit_bus = (bus_info & QS_HPHY_64BIT);
576
577 if (have_64bit_bus &&
578 !pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
579 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
580 if (rc) {
581 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
582 if (rc) {
583 dev_printk(KERN_ERR, &pdev->dev,
584 "64-bit DMA enable failed\n");
585 return rc;
586 }
587 }
588 } else {
589 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
590 if (rc) {
591 dev_printk(KERN_ERR, &pdev->dev,
592 "32-bit DMA enable failed\n");
593 return rc;
594 }
595 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
596 if (rc) {
597 dev_printk(KERN_ERR, &pdev->dev,
598 "32-bit consistent DMA enable failed\n");
599 return rc;
600 }
601 }
602 return 0;
603 }
604
605 static int qs_ata_init_one(struct pci_dev *pdev,
606 const struct pci_device_id *ent)
607 {
608 static int printed_version;
609 unsigned int board_idx = (unsigned int) ent->driver_data;
610 const struct ata_port_info *ppi[] = { &qs_port_info[board_idx], NULL };
611 struct ata_host *host;
612 int rc, port_no;
613
614 if (!printed_version++)
615 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
616
617 /* alloc host */
618 host = ata_host_alloc_pinfo(&pdev->dev, ppi, QS_PORTS);
619 if (!host)
620 return -ENOMEM;
621
622 /* acquire resources and fill host */
623 rc = pcim_enable_device(pdev);
624 if (rc)
625 return rc;
626
627 if ((pci_resource_flags(pdev, QS_MMIO_BAR) & IORESOURCE_MEM) == 0)
628 return -ENODEV;
629
630 rc = pcim_iomap_regions(pdev, 1 << QS_MMIO_BAR, DRV_NAME);
631 if (rc)
632 return rc;
633 host->iomap = pcim_iomap_table(pdev);
634
635 rc = qs_set_dma_masks(pdev, host->iomap[QS_MMIO_BAR]);
636 if (rc)
637 return rc;
638
639 for (port_no = 0; port_no < host->n_ports; ++port_no) {
640 void __iomem *chan =
641 host->iomap[QS_MMIO_BAR] + (port_no * 0x4000);
642 qs_ata_setup_port(&host->ports[port_no]->ioaddr, chan);
643 }
644
645 /* initialize adapter */
646 qs_host_init(host, board_idx);
647
648 pci_set_master(pdev);
649 return ata_host_activate(host, pdev->irq, qs_intr, IRQF_SHARED,
650 &qs_ata_sht);
651 }
652
653 static int __init qs_ata_init(void)
654 {
655 return pci_register_driver(&qs_ata_pci_driver);
656 }
657
658 static void __exit qs_ata_exit(void)
659 {
660 pci_unregister_driver(&qs_ata_pci_driver);
661 }
662
663 MODULE_AUTHOR("Mark Lord");
664 MODULE_DESCRIPTION("Pacific Digital Corporation QStor SATA low-level driver");
665 MODULE_LICENSE("GPL");
666 MODULE_DEVICE_TABLE(pci, qs_ata_pci_tbl);
667 MODULE_VERSION(DRV_VERSION);
668
669 module_init(qs_ata_init);
670 module_exit(qs_ata_exit);
Support for the Chinese Samsung S3C2440 based development boards