?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[libata, IDE] add new VIA bridge to VIA PATA drivers
[linux-2.6/mini2440.git] / drivers / ide / pci / via82cxxx.c
blob8c539381d622371aaacaf8ac55f8308fa72bd329
1 /*
2 *
3 * Version 3.46
4 *
5 * VIA IDE driver for Linux. Supported southbridges:
6 *
7 * vt82c576, vt82c586, vt82c586a, vt82c586b, vt82c596a, vt82c596b,
8 * vt82c686, vt82c686a, vt82c686b, vt8231, vt8233, vt8233c, vt8233a,
9 * vt8235, vt8237, vt8237a
10 *
11 * Copyright (c) 2000-2002 Vojtech Pavlik
12 * Copyright (c) 2007 Bartlomiej Zolnierkiewicz
13 *
14 * Based on the work of:
15 * Michel Aubry
16 * Jeff Garzik
17 * Andre Hedrick
18 *
19 * Documentation:
20 * Obsolete device documentation publically available from via.com.tw
21 * Current device documentation available under NDA only
22 */
23
24 /*
25 * This program is free software; you can redistribute it and/or modify it
26 * under the terms of the GNU General Public License version 2 as published by
27 * the Free Software Foundation.
28 */
29
30 #include <linux/module.h>
31 #include <linux/kernel.h>
32 #include <linux/ioport.h>
33 #include <linux/blkdev.h>
34 #include <linux/pci.h>
35 #include <linux/init.h>
36 #include <linux/ide.h>
37 #include <linux/dmi.h>
38
39 #include <asm/io.h>
40
41 #ifdef CONFIG_PPC_CHRP
42 #include <asm/processor.h>
43 #endif
44
45 #include "ide-timing.h"
46
47 #define VIA_IDE_ENABLE 0x40
48 #define VIA_IDE_CONFIG 0x41
49 #define VIA_FIFO_CONFIG 0x43
50 #define VIA_MISC_1 0x44
51 #define VIA_MISC_2 0x45
52 #define VIA_MISC_3 0x46
53 #define VIA_DRIVE_TIMING 0x48
54 #define VIA_8BIT_TIMING 0x4e
55 #define VIA_ADDRESS_SETUP 0x4c
56 #define VIA_UDMA_TIMING 0x50
57
58 #define VIA_BAD_PREQ 0x01 /* Crashes if PREQ# till DDACK# set */
59 #define VIA_BAD_CLK66 0x02 /* 66 MHz clock doesn't work correctly */
60 #define VIA_SET_FIFO 0x04 /* Needs to have FIFO split set */
61 #define VIA_NO_UNMASK 0x08 /* Doesn't work with IRQ unmasking on */
62 #define VIA_BAD_ID 0x10 /* Has wrong vendor ID (0x1107) */
63 #define VIA_BAD_AST 0x20 /* Don't touch Address Setup Timing */
64
65 /*
66 * VIA SouthBridge chips.
67 */
68
69 static struct via_isa_bridge {
70 char *name;
71 u16 id;
72 u8 rev_min;
73 u8 rev_max;
74 u8 udma_mask;
75 u8 flags;
76 } via_isa_bridges[] = {
77 { "vx800", PCI_DEVICE_ID_VIA_VX800, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
78 { "cx700", PCI_DEVICE_ID_VIA_CX700, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
79 { "vt8237s", PCI_DEVICE_ID_VIA_8237S, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
80 { "vt6410", PCI_DEVICE_ID_VIA_6410, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
81 { "vt8251", PCI_DEVICE_ID_VIA_8251, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
82 { "vt8237", PCI_DEVICE_ID_VIA_8237, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
83 { "vt8237a", PCI_DEVICE_ID_VIA_8237A, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
84 { "vt8235", PCI_DEVICE_ID_VIA_8235, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
85 { "vt8233a", PCI_DEVICE_ID_VIA_8233A, 0x00, 0x2f, ATA_UDMA6, VIA_BAD_AST },
86 { "vt8233c", PCI_DEVICE_ID_VIA_8233C_0, 0x00, 0x2f, ATA_UDMA5, },
87 { "vt8233", PCI_DEVICE_ID_VIA_8233_0, 0x00, 0x2f, ATA_UDMA5, },
88 { "vt8231", PCI_DEVICE_ID_VIA_8231, 0x00, 0x2f, ATA_UDMA5, },
89 { "vt82c686b", PCI_DEVICE_ID_VIA_82C686, 0x40, 0x4f, ATA_UDMA5, },
90 { "vt82c686a", PCI_DEVICE_ID_VIA_82C686, 0x10, 0x2f, ATA_UDMA4, },
91 { "vt82c686", PCI_DEVICE_ID_VIA_82C686, 0x00, 0x0f, ATA_UDMA2, VIA_BAD_CLK66 },
92 { "vt82c596b", PCI_DEVICE_ID_VIA_82C596, 0x10, 0x2f, ATA_UDMA4, },
93 { "vt82c596a", PCI_DEVICE_ID_VIA_82C596, 0x00, 0x0f, ATA_UDMA2, VIA_BAD_CLK66 },
94 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x47, 0x4f, ATA_UDMA2, VIA_SET_FIFO },
95 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x40, 0x46, ATA_UDMA2, VIA_SET_FIFO | VIA_BAD_PREQ },
96 { "vt82c586b", PCI_DEVICE_ID_VIA_82C586_0, 0x30, 0x3f, ATA_UDMA2, VIA_SET_FIFO },
97 { "vt82c586a", PCI_DEVICE_ID_VIA_82C586_0, 0x20, 0x2f, ATA_UDMA2, VIA_SET_FIFO },
98 { "vt82c586", PCI_DEVICE_ID_VIA_82C586_0, 0x00, 0x0f, 0x00, VIA_SET_FIFO },
99 { "vt82c576", PCI_DEVICE_ID_VIA_82C576, 0x00, 0x2f, 0x00, VIA_SET_FIFO | VIA_NO_UNMASK },
100 { "vt82c576", PCI_DEVICE_ID_VIA_82C576, 0x00, 0x2f, 0x00, VIA_SET_FIFO | VIA_NO_UNMASK | VIA_BAD_ID },
101 { NULL }
102 };
103
104 static unsigned int via_clock;
105 static char *via_dma[] = { "16", "25", "33", "44", "66", "100", "133" };
106
107 struct via82cxxx_dev
108 {
109 struct via_isa_bridge *via_config;
110 unsigned int via_80w;
111 };
112
113 /**
114 * via_set_speed - write timing registers
115 * @dev: PCI device
116 * @dn: device
117 * @timing: IDE timing data to use
118 *
119 * via_set_speed writes timing values to the chipset registers
120 */
121
122 static void via_set_speed(ide_hwif_t *hwif, u8 dn, struct ide_timing *timing)
123 {
124 struct pci_dev *dev = hwif->pci_dev;
125 struct via82cxxx_dev *vdev = pci_get_drvdata(hwif->pci_dev);
126 u8 t;
127
128 if (~vdev->via_config->flags & VIA_BAD_AST) {
129 pci_read_config_byte(dev, VIA_ADDRESS_SETUP, &t);
130 t = (t & ~(3 << ((3 - dn) << 1))) | ((FIT(timing->setup, 1, 4) - 1) << ((3 - dn) << 1));
131 pci_write_config_byte(dev, VIA_ADDRESS_SETUP, t);
132 }
133
134 pci_write_config_byte(dev, VIA_8BIT_TIMING + (1 - (dn >> 1)),
135 ((FIT(timing->act8b, 1, 16) - 1) << 4) | (FIT(timing->rec8b, 1, 16) - 1));
136
137 pci_write_config_byte(dev, VIA_DRIVE_TIMING + (3 - dn),
138 ((FIT(timing->active, 1, 16) - 1) << 4) | (FIT(timing->recover, 1, 16) - 1));
139
140 switch (vdev->via_config->udma_mask) {
141 case ATA_UDMA2: t = timing->udma ? (0xe0 | (FIT(timing->udma, 2, 5) - 2)) : 0x03; break;
142 case ATA_UDMA4: t = timing->udma ? (0xe8 | (FIT(timing->udma, 2, 9) - 2)) : 0x0f; break;
143 case ATA_UDMA5: t = timing->udma ? (0xe0 | (FIT(timing->udma, 2, 9) - 2)) : 0x07; break;
144 case ATA_UDMA6: t = timing->udma ? (0xe0 | (FIT(timing->udma, 2, 9) - 2)) : 0x07; break;
145 default: return;
146 }
147
148 pci_write_config_byte(dev, VIA_UDMA_TIMING + (3 - dn), t);
149 }
150
151 /**
152 * via_set_drive - configure transfer mode
153 * @drive: Drive to set up
154 * @speed: desired speed
155 *
156 * via_set_drive() computes timing values configures the drive and
157 * the chipset to a desired transfer mode. It also can be called
158 * by upper layers.
159 */
160
161 static int via_set_drive(ide_drive_t *drive, u8 speed)
162 {
163 ide_drive_t *peer = HWIF(drive)->drives + (~drive->dn & 1);
164 struct via82cxxx_dev *vdev = pci_get_drvdata(drive->hwif->pci_dev);
165 struct ide_timing t, p;
166 unsigned int T, UT;
167
168 if (speed != XFER_PIO_SLOW)
169 ide_config_drive_speed(drive, speed);
170
171 T = 1000000000 / via_clock;
172
173 switch (vdev->via_config->udma_mask) {
174 case ATA_UDMA2: UT = T; break;
175 case ATA_UDMA4: UT = T/2; break;
176 case ATA_UDMA5: UT = T/3; break;
177 case ATA_UDMA6: UT = T/4; break;
178 default: UT = T;
179 }
180
181 ide_timing_compute(drive, speed, &t, T, UT);
182
183 if (peer->present) {
184 ide_timing_compute(peer, peer->current_speed, &p, T, UT);
185 ide_timing_merge(&p, &t, &t, IDE_TIMING_8BIT);
186 }
187
188 via_set_speed(HWIF(drive), drive->dn, &t);
189
190 if (!drive->init_speed)
191 drive->init_speed = speed;
192 drive->current_speed = speed;
193
194 return 0;
195 }
196
197 /**
198 * via82cxxx_tune_drive - PIO setup
199 * @drive: drive to set up
200 * @pio: mode to use (255 for 'best possible')
201 *
202 * A callback from the upper layers for PIO-only tuning.
203 */
204
205 static void via82cxxx_tune_drive(ide_drive_t *drive, u8 pio)
206 {
207 if (pio == 255)
208 pio = ide_get_best_pio_mode(drive, 255, 5);
209
210 via_set_drive(drive, XFER_PIO_0 + min_t(u8, pio, 5));
211 }
212
213 /**
214 * via82cxxx_ide_dma_check - set up for DMA if possible
215 * @drive: IDE drive to set up
216 *
217 * Set up the drive for the highest supported speed considering the
218 * driver, controller and cable
219 */
220
221 static int via82cxxx_ide_dma_check (ide_drive_t *drive)
222 {
223 u8 speed = ide_max_dma_mode(drive);
224
225 if (speed == 0) {
226 via82cxxx_tune_drive(drive, 255);
227 return -1;
228 }
229
230 via_set_drive(drive, speed);
231
232 if (drive->autodma)
233 return 0;
234
235 return -1;
236 }
237
238 static struct via_isa_bridge *via_config_find(struct pci_dev **isa)
239 {
240 struct via_isa_bridge *via_config;
241
242 for (via_config = via_isa_bridges; via_config->id; via_config++)
243 if ((*isa = pci_get_device(PCI_VENDOR_ID_VIA +
244 !!(via_config->flags & VIA_BAD_ID),
245 via_config->id, NULL))) {
246
247 if ((*isa)->revision >= via_config->rev_min &&
248 (*isa)->revision <= via_config->rev_max)
249 break;
250 pci_dev_put(*isa);
251 }
252
253 return via_config;
254 }
255
256 /*
257 * Check and handle 80-wire cable presence
258 */
259 static void __devinit via_cable_detect(struct via82cxxx_dev *vdev, u32 u)
260 {
261 int i;
262
263 switch (vdev->via_config->udma_mask) {
264 case ATA_UDMA4:
265 for (i = 24; i >= 0; i -= 8)
266 if (((u >> (i & 16)) & 8) &&
267 ((u >> i) & 0x20) &&
268 (((u >> i) & 7) < 2)) {
269 /*
270 * 2x PCI clock and
271 * UDMA w/ < 3T/cycle
272 */
273 vdev->via_80w |= (1 << (1 - (i >> 4)));
274 }
275 break;
276
277 case ATA_UDMA5:
278 for (i = 24; i >= 0; i -= 8)
279 if (((u >> i) & 0x10) ||
280 (((u >> i) & 0x20) &&
281 (((u >> i) & 7) < 4))) {
282 /* BIOS 80-wire bit or
283 * UDMA w/ < 60ns/cycle
284 */
285 vdev->via_80w |= (1 << (1 - (i >> 4)));
286 }
287 break;
288
289 case ATA_UDMA6:
290 for (i = 24; i >= 0; i -= 8)
291 if (((u >> i) & 0x10) ||
292 (((u >> i) & 0x20) &&
293 (((u >> i) & 7) < 6))) {
294 /* BIOS 80-wire bit or
295 * UDMA w/ < 60ns/cycle
296 */
297 vdev->via_80w |= (1 << (1 - (i >> 4)));
298 }
299 break;
300 }
301 }
302
303 /**
304 * init_chipset_via82cxxx - initialization handler
305 * @dev: PCI device
306 * @name: Name of interface
307 *
308 * The initialization callback. Here we determine the IDE chip type
309 * and initialize its drive independent registers.
310 */
311
312 static unsigned int __devinit init_chipset_via82cxxx(struct pci_dev *dev, const char *name)
313 {
314 struct pci_dev *isa = NULL;
315 struct via82cxxx_dev *vdev;
316 struct via_isa_bridge *via_config;
317 u8 t, v;
318 u32 u;
319
320 vdev = kzalloc(sizeof(*vdev), GFP_KERNEL);
321 if (!vdev) {
322 printk(KERN_ERR "VP_IDE: out of memory :(\n");
323 return -ENOMEM;
324 }
325 pci_set_drvdata(dev, vdev);
326
327 /*
328 * Find the ISA bridge to see how good the IDE is.
329 */
330 vdev->via_config = via_config = via_config_find(&isa);
331
332 /* We checked this earlier so if it fails here deeep badness
333 is involved */
334
335 BUG_ON(!via_config->id);
336
337 /*
338 * Detect cable and configure Clk66
339 */
340 pci_read_config_dword(dev, VIA_UDMA_TIMING, &u);
341
342 via_cable_detect(vdev, u);
343
344 if (via_config->udma_mask == ATA_UDMA4) {
345 /* Enable Clk66 */
346 pci_write_config_dword(dev, VIA_UDMA_TIMING, u|0x80008);
347 } else if (via_config->flags & VIA_BAD_CLK66) {
348 /* Would cause trouble on 596a and 686 */
349 pci_write_config_dword(dev, VIA_UDMA_TIMING, u & ~0x80008);
350 }
351
352 /*
353 * Check whether interfaces are enabled.
354 */
355
356 pci_read_config_byte(dev, VIA_IDE_ENABLE, &v);
357
358 /*
359 * Set up FIFO sizes and thresholds.
360 */
361
362 pci_read_config_byte(dev, VIA_FIFO_CONFIG, &t);
363
364 /* Disable PREQ# till DDACK# */
365 if (via_config->flags & VIA_BAD_PREQ) {
366 /* Would crash on 586b rev 41 */
367 t &= 0x7f;
368 }
369
370 /* Fix FIFO split between channels */
371 if (via_config->flags & VIA_SET_FIFO) {
372 t &= (t & 0x9f);
373 switch (v & 3) {
374 case 2: t |= 0x00; break; /* 16 on primary */
375 case 1: t |= 0x60; break; /* 16 on secondary */
376 case 3: t |= 0x20; break; /* 8 pri 8 sec */
377 }
378 }
379
380 pci_write_config_byte(dev, VIA_FIFO_CONFIG, t);
381
382 /*
383 * Determine system bus clock.
384 */
385
386 via_clock = system_bus_clock() * 1000;
387
388 switch (via_clock) {
389 case 33000: via_clock = 33333; break;
390 case 37000: via_clock = 37500; break;
391 case 41000: via_clock = 41666; break;
392 }
393
394 if (via_clock < 20000 || via_clock > 50000) {
395 printk(KERN_WARNING "VP_IDE: User given PCI clock speed "
396 "impossible (%d), using 33 MHz instead.\n", via_clock);
397 printk(KERN_WARNING "VP_IDE: Use ide0=ata66 if you want "
398 "to assume 80-wire cable.\n");
399 via_clock = 33333;
400 }
401
402 /*
403 * Print the boot message.
404 */
405
406 printk(KERN_INFO "VP_IDE: VIA %s (rev %02x) IDE %sDMA%s "
407 "controller on pci%s\n",
408 via_config->name, isa->revision,
409 via_config->udma_mask ? "U" : "MW",
410 via_dma[via_config->udma_mask ?
411 (fls(via_config->udma_mask) - 1) : 0],
412 pci_name(dev));
413
414 pci_dev_put(isa);
415 return 0;
416 }
417
418 /*
419 * Cable special cases
420 */
421
422 static struct dmi_system_id cable_dmi_table[] = {
423 {
424 .ident = "Acer Ferrari 3400",
425 .matches = {
426 DMI_MATCH(DMI_BOARD_VENDOR, "Acer,Inc."),
427 DMI_MATCH(DMI_BOARD_NAME, "Ferrari 3400"),
428 },
429 },
430 { }
431 };
432
433 static int via_cable_override(void)
434 {
435 /* Systems by DMI */
436 if (dmi_check_system(cable_dmi_table))
437 return 1;
438 return 0;
439 }
440
441 static u8 __devinit via82cxxx_cable_detect(ide_hwif_t *hwif)
442 {
443 struct via82cxxx_dev *vdev = pci_get_drvdata(hwif->pci_dev);
444
445 if (via_cable_override())
446 return ATA_CBL_PATA40_SHORT;
447
448 if ((vdev->via_80w >> hwif->channel) & 1)
449 return ATA_CBL_PATA80;
450 else
451 return ATA_CBL_PATA40;
452 }
453
454 static void __devinit init_hwif_via82cxxx(ide_hwif_t *hwif)
455 {
456 struct via82cxxx_dev *vdev = pci_get_drvdata(hwif->pci_dev);
457 int i;
458
459 hwif->autodma = 0;
460
461 hwif->tuneproc = &via82cxxx_tune_drive;
462 hwif->speedproc = &via_set_drive;
463
464
465 #ifdef CONFIG_PPC_CHRP
466 if(machine_is(chrp) && _chrp_type == _CHRP_Pegasos) {
467 hwif->irq = hwif->channel ? 15 : 14;
468 }
469 #endif
470
471 for (i = 0; i < 2; i++) {
472 hwif->drives[i].io_32bit = 1;
473 hwif->drives[i].unmask = (vdev->via_config->flags & VIA_NO_UNMASK) ? 0 : 1;
474 hwif->drives[i].autotune = 1;
475 hwif->drives[i].dn = hwif->channel * 2 + i;
476 }
477
478 if (!hwif->dma_base)
479 return;
480
481 hwif->atapi_dma = 1;
482
483 hwif->ultra_mask = vdev->via_config->udma_mask;
484 hwif->mwdma_mask = 0x07;
485 hwif->swdma_mask = 0x07;
486
487 if (hwif->cbl != ATA_CBL_PATA40_SHORT)
488 hwif->cbl = via82cxxx_cable_detect(hwif);
489
490 hwif->ide_dma_check = &via82cxxx_ide_dma_check;
491 if (!noautodma)
492 hwif->autodma = 1;
493 hwif->drives[0].autodma = hwif->autodma;
494 hwif->drives[1].autodma = hwif->autodma;
495 }
496
497 static ide_pci_device_t via82cxxx_chipsets[] __devinitdata = {
498 { /* 0 */
499 .name = "VP_IDE",
500 .init_chipset = init_chipset_via82cxxx,
501 .init_hwif = init_hwif_via82cxxx,
502 .autodma = NOAUTODMA,
503 .enablebits = {{0x40,0x02,0x02}, {0x40,0x01,0x01}},
504 .bootable = ON_BOARD,
505 .host_flags = IDE_HFLAG_PIO_NO_BLACKLIST
506 | IDE_HFLAG_PIO_NO_DOWNGRADE,
507 .pio_mask = ATA_PIO5,
508 },{ /* 1 */
509 .name = "VP_IDE",
510 .init_chipset = init_chipset_via82cxxx,
511 .init_hwif = init_hwif_via82cxxx,
512 .autodma = AUTODMA,
513 .enablebits = {{0x00,0x00,0x00}, {0x00,0x00,0x00}},
514 .bootable = ON_BOARD,
515 .host_flags = IDE_HFLAG_PIO_NO_BLACKLIST
516 | IDE_HFLAG_PIO_NO_DOWNGRADE,
517 .pio_mask = ATA_PIO5,
518 }
519 };
520
521 static int __devinit via_init_one(struct pci_dev *dev, const struct pci_device_id *id)
522 {
523 struct pci_dev *isa = NULL;
524 struct via_isa_bridge *via_config;
525 /*
526 * Find the ISA bridge and check we know what it is.
527 */
528 via_config = via_config_find(&isa);
529 pci_dev_put(isa);
530 if (!via_config->id) {
531 printk(KERN_WARNING "VP_IDE: Unknown VIA SouthBridge, disabling DMA.\n");
532 return -ENODEV;
533 }
534 return ide_setup_pci_device(dev, &via82cxxx_chipsets[id->driver_data]);
535 }
536
537 static struct pci_device_id via_pci_tbl[] = {
538 { PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C576_1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
539 { PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
540 { PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_6410, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 1},
541 { PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_SATA_EIDE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 1},
542 { 0, },
543 };
544 MODULE_DEVICE_TABLE(pci, via_pci_tbl);
545
546 static struct pci_driver driver = {
547 .name = "VIA_IDE",
548 .id_table = via_pci_tbl,
549 .probe = via_init_one,
550 };
551
552 static int __init via_ide_init(void)
553 {
554 return ide_pci_register_driver(&driver);
555 }
556
557 module_init(via_ide_init);
558
559 MODULE_AUTHOR("Vojtech Pavlik, Michel Aubry, Jeff Garzik, Andre Hedrick");
560 MODULE_DESCRIPTION("PCI driver module for VIA IDE");
561 MODULE_LICENSE("GPL");
Support for the Chinese Samsung S3C2440 based development boards