2 * Intel Multiprocessor Specification 1.1 and 1.4
3 * compliant MP-table parsing routines.
5 * (c) 1995 Alan Cox, Building #3 <alan@redhat.com>
6 * (c) 1998, 1999, 2000 Ingo Molnar <mingo@redhat.com>
9 * Erich Boleyn : MP v1.4 and additional changes.
10 * Alan Cox : Added EBDA scanning
11 * Ingo Molnar : various cleanups and rewrites
12 * Maciej W. Rozycki: Bits for default MP configurations
13 * Paul Diefenbaugh: Added full ACPI support
17 #include <linux/init.h>
18 #include <linux/acpi.h>
19 #include <linux/delay.h>
20 #include <linux/bootmem.h>
21 #include <linux/kernel_stat.h>
22 #include <linux/mc146818rtc.h>
23 #include <linux/bitops.h>
28 #include <asm/mpspec.h>
29 #include <asm/io_apic.h>
30 #include <asm/bios_ebda.h>
32 #include <mach_apic.h>
33 #include <mach_apicdef.h>
34 #include <mach_mpparse.h>
36 /* Have we found an MP table */
40 * Various Linux-internal data structures created from the
43 #if defined (CONFIG_MCA) || defined (CONFIG_EISA)
44 int mp_bus_id_to_type
[MAX_MP_BUSSES
];
46 DECLARE_BITMAP(mp_bus_not_pci
, MAX_MP_BUSSES
);
47 int mp_bus_id_to_pci_bus
[MAX_MP_BUSSES
] = {[0 ... MAX_MP_BUSSES
- 1] = -1 };
48 static int mp_current_pci_id
;
53 * Intel MP BIOS table parsing routines:
57 * Checksum an MP configuration block.
60 static int __init
mpf_checksum(unsigned char *mp
, int len
)
70 #ifdef CONFIG_X86_NUMAQ
72 * Have to match translation table entries to main table entries by counter
73 * hence the mpc_record variable .... can't see a less disgusting way of
77 static int mpc_record
;
78 static struct mpc_config_translation
*translation_table
[MAX_MPC_ENTRY
]
82 static void __cpuinit
MP_processor_info(struct mpc_config_processor
*m
)
86 if (!(m
->mpc_cpuflag
& CPU_ENABLED
)) {
90 #ifdef CONFIG_X86_NUMAQ
91 apicid
= mpc_apic_id(m
, translation_table
[mpc_record
]);
93 Dprintk("Processor #%d %u:%u APIC version %d\n",
95 (m
->mpc_cpufeature
& CPU_FAMILY_MASK
) >> 8,
96 (m
->mpc_cpufeature
& CPU_MODEL_MASK
) >> 4, m
->mpc_apicver
);
97 apicid
= m
->mpc_apicid
;
100 if (m
->mpc_featureflag
& (1 << 0))
101 Dprintk(" Floating point unit present.\n");
102 if (m
->mpc_featureflag
& (1 << 7))
103 Dprintk(" Machine Exception supported.\n");
104 if (m
->mpc_featureflag
& (1 << 8))
105 Dprintk(" 64 bit compare & exchange supported.\n");
106 if (m
->mpc_featureflag
& (1 << 9))
107 Dprintk(" Internal APIC present.\n");
108 if (m
->mpc_featureflag
& (1 << 11))
109 Dprintk(" SEP present.\n");
110 if (m
->mpc_featureflag
& (1 << 12))
111 Dprintk(" MTRR present.\n");
112 if (m
->mpc_featureflag
& (1 << 13))
113 Dprintk(" PGE present.\n");
114 if (m
->mpc_featureflag
& (1 << 14))
115 Dprintk(" MCA present.\n");
116 if (m
->mpc_featureflag
& (1 << 15))
117 Dprintk(" CMOV present.\n");
118 if (m
->mpc_featureflag
& (1 << 16))
119 Dprintk(" PAT present.\n");
120 if (m
->mpc_featureflag
& (1 << 17))
121 Dprintk(" PSE present.\n");
122 if (m
->mpc_featureflag
& (1 << 18))
123 Dprintk(" PSN present.\n");
124 if (m
->mpc_featureflag
& (1 << 19))
125 Dprintk(" Cache Line Flush Instruction present.\n");
127 if (m
->mpc_featureflag
& (1 << 21))
128 Dprintk(" Debug Trace and EMON Store present.\n");
129 if (m
->mpc_featureflag
& (1 << 22))
130 Dprintk(" ACPI Thermal Throttle Registers present.\n");
131 if (m
->mpc_featureflag
& (1 << 23))
132 Dprintk(" MMX present.\n");
133 if (m
->mpc_featureflag
& (1 << 24))
134 Dprintk(" FXSR present.\n");
135 if (m
->mpc_featureflag
& (1 << 25))
136 Dprintk(" XMM present.\n");
137 if (m
->mpc_featureflag
& (1 << 26))
138 Dprintk(" Willamette New Instructions present.\n");
139 if (m
->mpc_featureflag
& (1 << 27))
140 Dprintk(" Self Snoop present.\n");
141 if (m
->mpc_featureflag
& (1 << 28))
142 Dprintk(" HT present.\n");
143 if (m
->mpc_featureflag
& (1 << 29))
144 Dprintk(" Thermal Monitor present.\n");
145 /* 30, 31 Reserved */
147 if (m
->mpc_cpuflag
& CPU_BOOTPROCESSOR
) {
148 Dprintk(" Bootup CPU\n");
149 boot_cpu_physical_apicid
= m
->mpc_apicid
;
152 generic_processor_info(apicid
, m
->mpc_apicver
);
155 static void __init
MP_bus_info(struct mpc_config_bus
*m
)
159 memcpy(str
, m
->mpc_bustype
, 6);
162 #ifdef CONFIG_X86_NUMAQ
163 mpc_oem_bus_info(m
, str
, translation_table
[mpc_record
]);
165 Dprintk("Bus #%d is %s\n", m
->mpc_busid
, str
);
168 #if MAX_MP_BUSSES < 256
169 if (m
->mpc_busid
>= MAX_MP_BUSSES
) {
170 printk(KERN_WARNING
"MP table busid value (%d) for bustype %s "
171 " is too large, max. supported is %d\n",
172 m
->mpc_busid
, str
, MAX_MP_BUSSES
- 1);
177 set_bit(m
->mpc_busid
, mp_bus_not_pci
);
178 if (strncmp(str
, BUSTYPE_PCI
, sizeof(BUSTYPE_PCI
) - 1) == 0) {
179 #ifdef CONFIG_X86_NUMAQ
180 mpc_oem_pci_bus(m
, translation_table
[mpc_record
]);
182 clear_bit(m
->mpc_busid
, mp_bus_not_pci
);
183 mp_bus_id_to_pci_bus
[m
->mpc_busid
] = mp_current_pci_id
;
185 #if defined(CONFIG_EISA) || defined (CONFIG_MCA)
186 mp_bus_id_to_type
[m
->mpc_busid
] = MP_BUS_PCI
;
187 } else if (strncmp(str
, BUSTYPE_ISA
, sizeof(BUSTYPE_ISA
) - 1) == 0) {
188 mp_bus_id_to_type
[m
->mpc_busid
] = MP_BUS_ISA
;
189 } else if (strncmp(str
, BUSTYPE_EISA
, sizeof(BUSTYPE_EISA
) - 1) == 0) {
190 mp_bus_id_to_type
[m
->mpc_busid
] = MP_BUS_EISA
;
191 } else if (strncmp(str
, BUSTYPE_MCA
, sizeof(BUSTYPE_MCA
) - 1) == 0) {
192 mp_bus_id_to_type
[m
->mpc_busid
] = MP_BUS_MCA
;
194 printk(KERN_WARNING
"Unknown bustype %s - ignoring\n", str
);
199 #ifdef CONFIG_X86_IO_APIC
201 static int bad_ioapic(unsigned long address
)
203 if (nr_ioapics
>= MAX_IO_APICS
) {
204 printk(KERN_ERR
"ERROR: Max # of I/O APICs (%d) exceeded "
205 "(found %d)\n", MAX_IO_APICS
, nr_ioapics
);
206 panic("Recompile kernel with bigger MAX_IO_APICS!\n");
209 printk(KERN_ERR
"WARNING: Bogus (zero) I/O APIC address"
210 " found in table, skipping!\n");
216 static void __init
MP_ioapic_info(struct mpc_config_ioapic
*m
)
218 if (!(m
->mpc_flags
& MPC_APIC_USABLE
))
221 printk(KERN_INFO
"I/O APIC #%d Version %d at 0x%X.\n",
222 m
->mpc_apicid
, m
->mpc_apicver
, m
->mpc_apicaddr
);
224 if (bad_ioapic(m
->mpc_apicaddr
))
227 mp_ioapics
[nr_ioapics
] = *m
;
231 static void __init
MP_intsrc_info(struct mpc_config_intsrc
*m
)
233 mp_irqs
[mp_irq_entries
] = *m
;
234 Dprintk("Int: type %d, pol %d, trig %d, bus %d,"
235 " IRQ %02x, APIC ID %x, APIC INT %02x\n",
236 m
->mpc_irqtype
, m
->mpc_irqflag
& 3,
237 (m
->mpc_irqflag
>> 2) & 3, m
->mpc_srcbus
,
238 m
->mpc_srcbusirq
, m
->mpc_dstapic
, m
->mpc_dstirq
);
239 if (++mp_irq_entries
== MAX_IRQ_SOURCES
)
240 panic("Max # of irq sources exceeded!!\n");
245 static void __init
MP_lintsrc_info(struct mpc_config_lintsrc
*m
)
247 Dprintk("Lint: type %d, pol %d, trig %d, bus %d,"
248 " IRQ %02x, APIC ID %x, APIC LINT %02x\n",
249 m
->mpc_irqtype
, m
->mpc_irqflag
& 3,
250 (m
->mpc_irqflag
>> 2) & 3, m
->mpc_srcbusid
,
251 m
->mpc_srcbusirq
, m
->mpc_destapic
, m
->mpc_destapiclint
);
254 #ifdef CONFIG_X86_NUMAQ
255 static void __init
MP_translation_info(struct mpc_config_translation
*m
)
258 "Translation: record %d, type %d, quad %d, global %d, local %d\n",
259 mpc_record
, m
->trans_type
, m
->trans_quad
, m
->trans_global
,
262 if (mpc_record
>= MAX_MPC_ENTRY
)
263 printk(KERN_ERR
"MAX_MPC_ENTRY exceeded!\n");
265 translation_table
[mpc_record
] = m
; /* stash this for later */
266 if (m
->trans_quad
< MAX_NUMNODES
&& !node_online(m
->trans_quad
))
267 node_set_online(m
->trans_quad
);
271 * Read/parse the MPC oem tables
274 static void __init
smp_read_mpc_oem(struct mp_config_oemtable
*oemtable
,
275 unsigned short oemsize
)
277 int count
= sizeof(*oemtable
); /* the header size */
278 unsigned char *oemptr
= ((unsigned char *)oemtable
) + count
;
281 printk(KERN_INFO
"Found an OEM MPC table at %8p - parsing it ... \n",
283 if (memcmp(oemtable
->oem_signature
, MPC_OEM_SIGNATURE
, 4)) {
285 "SMP mpc oemtable: bad signature [%c%c%c%c]!\n",
286 oemtable
->oem_signature
[0], oemtable
->oem_signature
[1],
287 oemtable
->oem_signature
[2], oemtable
->oem_signature
[3]);
290 if (mpf_checksum((unsigned char *)oemtable
, oemtable
->oem_length
)) {
291 printk(KERN_WARNING
"SMP oem mptable: checksum error!\n");
294 while (count
< oemtable
->oem_length
) {
298 struct mpc_config_translation
*m
=
299 (struct mpc_config_translation
*)oemptr
;
300 MP_translation_info(m
);
301 oemptr
+= sizeof(*m
);
309 "Unrecognised OEM table entry type! - %d\n",
317 static inline void mps_oem_check(struct mp_config_table
*mpc
, char *oem
,
320 if (strncmp(oem
, "IBM NUMA", 8))
321 printk("Warning! May not be a NUMA-Q system!\n");
323 smp_read_mpc_oem((struct mp_config_oemtable
*)mpc
->mpc_oemptr
,
326 #endif /* CONFIG_X86_NUMAQ */
332 static int __init
smp_read_mpc(struct mp_config_table
*mpc
, unsigned early
)
336 int count
= sizeof(*mpc
);
337 unsigned char *mpt
= ((unsigned char *)mpc
) + count
;
339 if (memcmp(mpc
->mpc_signature
, MPC_SIGNATURE
, 4)) {
340 printk(KERN_ERR
"SMP mptable: bad signature [0x%x]!\n",
341 *(u32
*) mpc
->mpc_signature
);
344 if (mpf_checksum((unsigned char *)mpc
, mpc
->mpc_length
)) {
345 printk(KERN_ERR
"SMP mptable: checksum error!\n");
348 if (mpc
->mpc_spec
!= 0x01 && mpc
->mpc_spec
!= 0x04) {
349 printk(KERN_ERR
"SMP mptable: bad table version (%d)!!\n",
353 if (!mpc
->mpc_lapic
) {
354 printk(KERN_ERR
"SMP mptable: null local APIC address!\n");
357 memcpy(oem
, mpc
->mpc_oem
, 8);
359 printk(KERN_INFO
"OEM ID: %s ", oem
);
361 memcpy(str
, mpc
->mpc_productid
, 12);
363 printk("Product ID: %s ", str
);
365 mps_oem_check(mpc
, oem
, str
);
367 printk("APIC at: 0x%X\n", mpc
->mpc_lapic
);
370 * Save the local APIC address (it might be non-default) -- but only
371 * if we're not using ACPI.
374 mp_lapic_addr
= mpc
->mpc_lapic
;
380 * Now process the configuration blocks.
382 #ifdef CONFIG_X86_NUMAQ
385 while (count
< mpc
->mpc_length
) {
389 struct mpc_config_processor
*m
=
390 (struct mpc_config_processor
*)mpt
;
391 /* ACPI may have already provided this data */
393 MP_processor_info(m
);
400 struct mpc_config_bus
*m
=
401 (struct mpc_config_bus
*)mpt
;
409 #ifdef CONFIG_X86_IO_APIC
410 struct mpc_config_ioapic
*m
=
411 (struct mpc_config_ioapic
*)mpt
;
414 mpt
+= sizeof(struct mpc_config_ioapic
);
415 count
+= sizeof(struct mpc_config_ioapic
);
420 #ifdef CONFIG_X86_IO_APIC
421 struct mpc_config_intsrc
*m
=
422 (struct mpc_config_intsrc
*)mpt
;
426 mpt
+= sizeof(struct mpc_config_intsrc
);
427 count
+= sizeof(struct mpc_config_intsrc
);
432 struct mpc_config_lintsrc
*m
=
433 (struct mpc_config_lintsrc
*)mpt
;
441 count
= mpc
->mpc_length
;
445 #ifdef CONFIG_X86_NUMAQ
449 setup_apic_routing();
451 printk(KERN_ERR
"SMP mptable: no processors registered!\n");
452 return num_processors
;
455 #ifdef CONFIG_X86_IO_APIC
457 static int __init
ELCR_trigger(unsigned int irq
)
461 port
= 0x4d0 + (irq
>> 3);
462 return (inb(port
) >> (irq
& 7)) & 1;
465 static void __init
construct_default_ioirq_mptable(int mpc_default_type
)
467 struct mpc_config_intsrc intsrc
;
469 int ELCR_fallback
= 0;
471 intsrc
.mpc_type
= MP_INTSRC
;
472 intsrc
.mpc_irqflag
= 0; /* conforming */
473 intsrc
.mpc_srcbus
= 0;
474 intsrc
.mpc_dstapic
= mp_ioapics
[0].mpc_apicid
;
476 intsrc
.mpc_irqtype
= mp_INT
;
479 * If true, we have an ISA/PCI system with no IRQ entries
480 * in the MP table. To prevent the PCI interrupts from being set up
481 * incorrectly, we try to use the ELCR. The sanity check to see if
482 * there is good ELCR data is very simple - IRQ0, 1, 2 and 13 can
483 * never be level sensitive, so we simply see if the ELCR agrees.
484 * If it does, we assume it's valid.
486 if (mpc_default_type
== 5) {
488 "ISA/PCI bus type with no IRQ information... falling back to ELCR\n");
490 if (ELCR_trigger(0) || ELCR_trigger(1) || ELCR_trigger(2)
493 "ELCR contains invalid data... not using ELCR\n");
496 "Using ELCR to identify PCI interrupts\n");
501 for (i
= 0; i
< 16; i
++) {
502 switch (mpc_default_type
) {
504 if (i
== 0 || i
== 13)
505 continue; /* IRQ0 & IRQ13 not connected */
509 continue; /* IRQ2 is never connected */
514 * If the ELCR indicates a level-sensitive interrupt, we
515 * copy that information over to the MP table in the
516 * irqflag field (level sensitive, active high polarity).
519 intsrc
.mpc_irqflag
= 13;
521 intsrc
.mpc_irqflag
= 0;
524 intsrc
.mpc_srcbusirq
= i
;
525 intsrc
.mpc_dstirq
= i
? i
: 2; /* IRQ0 to INTIN2 */
526 MP_intsrc_info(&intsrc
);
529 intsrc
.mpc_irqtype
= mp_ExtINT
;
530 intsrc
.mpc_srcbusirq
= 0;
531 intsrc
.mpc_dstirq
= 0; /* 8259A to INTIN0 */
532 MP_intsrc_info(&intsrc
);
537 static inline void __init
construct_default_ISA_mptable(int mpc_default_type
)
539 struct mpc_config_processor processor
;
540 struct mpc_config_bus bus
;
541 #ifdef CONFIG_X86_IO_APIC
542 struct mpc_config_ioapic ioapic
;
544 struct mpc_config_lintsrc lintsrc
;
545 int linttypes
[2] = { mp_ExtINT
, mp_NMI
};
549 * local APIC has default address
551 mp_lapic_addr
= APIC_DEFAULT_PHYS_BASE
;
554 * 2 CPUs, numbered 0 & 1.
556 processor
.mpc_type
= MP_PROCESSOR
;
557 /* Either an integrated APIC or a discrete 82489DX. */
558 processor
.mpc_apicver
= mpc_default_type
> 4 ? 0x10 : 0x01;
559 processor
.mpc_cpuflag
= CPU_ENABLED
;
560 processor
.mpc_cpufeature
= (boot_cpu_data
.x86
<< 8) |
561 (boot_cpu_data
.x86_model
<< 4) | boot_cpu_data
.x86_mask
;
562 processor
.mpc_featureflag
= boot_cpu_data
.x86_capability
[0];
563 processor
.mpc_reserved
[0] = 0;
564 processor
.mpc_reserved
[1] = 0;
565 for (i
= 0; i
< 2; i
++) {
566 processor
.mpc_apicid
= i
;
567 MP_processor_info(&processor
);
570 bus
.mpc_type
= MP_BUS
;
572 switch (mpc_default_type
) {
575 printk(KERN_ERR
"Unknown standard configuration %d\n",
580 memcpy(bus
.mpc_bustype
, "ISA ", 6);
585 memcpy(bus
.mpc_bustype
, "EISA ", 6);
589 memcpy(bus
.mpc_bustype
, "MCA ", 6);
592 if (mpc_default_type
> 4) {
594 memcpy(bus
.mpc_bustype
, "PCI ", 6);
598 #ifdef CONFIG_X86_IO_APIC
599 ioapic
.mpc_type
= MP_IOAPIC
;
600 ioapic
.mpc_apicid
= 2;
601 ioapic
.mpc_apicver
= mpc_default_type
> 4 ? 0x10 : 0x01;
602 ioapic
.mpc_flags
= MPC_APIC_USABLE
;
603 ioapic
.mpc_apicaddr
= 0xFEC00000;
604 MP_ioapic_info(&ioapic
);
607 * We set up most of the low 16 IO-APIC pins according to MPS rules.
609 construct_default_ioirq_mptable(mpc_default_type
);
611 lintsrc
.mpc_type
= MP_LINTSRC
;
612 lintsrc
.mpc_irqflag
= 0; /* conforming */
613 lintsrc
.mpc_srcbusid
= 0;
614 lintsrc
.mpc_srcbusirq
= 0;
615 lintsrc
.mpc_destapic
= MP_APIC_ALL
;
616 for (i
= 0; i
< 2; i
++) {
617 lintsrc
.mpc_irqtype
= linttypes
[i
];
618 lintsrc
.mpc_destapiclint
= i
;
619 MP_lintsrc_info(&lintsrc
);
623 static struct intel_mp_floating
*mpf_found
;
626 * Scan the memory blocks for an SMP configuration block.
628 static void __init
__get_smp_config(unsigned early
)
630 struct intel_mp_floating
*mpf
= mpf_found
;
632 if (acpi_lapic
&& early
)
636 * ACPI supports both logical (e.g. Hyper-Threading) and physical
637 * processors, where MPS only supports physical.
639 if (acpi_lapic
&& acpi_ioapic
) {
641 "Using ACPI (MADT) for SMP configuration information\n");
643 } else if (acpi_lapic
)
645 "Using ACPI for processor (LAPIC) configuration information\n");
647 printk(KERN_INFO
"Intel MultiProcessor Specification v1.%d\n",
648 mpf
->mpf_specification
);
649 if (mpf
->mpf_feature2
& (1 << 7)) {
650 printk(KERN_INFO
" IMCR and PIC compatibility mode.\n");
653 printk(KERN_INFO
" Virtual Wire compatibility mode.\n");
658 * Now see if we need to read further.
660 if (mpf
->mpf_feature1
!= 0) {
663 * local APIC has default address
665 mp_lapic_addr
= APIC_DEFAULT_PHYS_BASE
;
669 printk(KERN_INFO
"Default MP configuration #%d\n",
671 construct_default_ISA_mptable(mpf
->mpf_feature1
);
673 } else if (mpf
->mpf_physptr
) {
676 * Read the physical hardware table. Anything here will
677 * override the defaults.
679 if (!smp_read_mpc(phys_to_virt(mpf
->mpf_physptr
), early
)) {
680 smp_found_config
= 0;
682 "BIOS bug, MP table errors detected!...\n");
684 "... disabling SMP support. (tell your hw vendor)\n");
690 #ifdef CONFIG_X86_IO_APIC
692 * If there are no explicit MP IRQ entries, then we are
693 * broken. We set up most of the low 16 IO-APIC pins to
694 * ISA defaults and hope it will work.
696 if (!mp_irq_entries
) {
697 struct mpc_config_bus bus
;
700 "BIOS bug, no explicit IRQ entries, using default mptable. (tell your hw vendor)\n");
702 bus
.mpc_type
= MP_BUS
;
704 memcpy(bus
.mpc_bustype
, "ISA ", 6);
707 construct_default_ioirq_mptable(0);
714 printk(KERN_INFO
"Processors: %d\n", num_processors
);
716 * Only use the first configuration found.
720 void __init
early_get_smp_config(void)
725 void __init
get_smp_config(void)
730 static int __init
smp_scan_config(unsigned long base
, unsigned long length
,
733 unsigned long *bp
= phys_to_virt(base
);
734 struct intel_mp_floating
*mpf
;
736 printk(KERN_INFO
"Scan SMP from %p for %ld bytes.\n", bp
, length
);
737 if (sizeof(*mpf
) != 16)
738 printk("Error: MPF size\n");
741 mpf
= (struct intel_mp_floating
*)bp
;
742 if ((*bp
== SMP_MAGIC_IDENT
) &&
743 (mpf
->mpf_length
== 1) &&
744 !mpf_checksum((unsigned char *)bp
, 16) &&
745 ((mpf
->mpf_specification
== 1)
746 || (mpf
->mpf_specification
== 4))) {
748 smp_found_config
= 1;
749 printk(KERN_INFO
"found SMP MP-table at [%p] %08lx\n",
750 mpf
, virt_to_phys(mpf
));
751 reserve_bootmem(virt_to_phys(mpf
), PAGE_SIZE
,
753 if (mpf
->mpf_physptr
) {
755 * We cannot access to MPC table to compute
756 * table size yet, as only few megabytes from
757 * the bottom is mapped now.
758 * PC-9800's MPC table places on the very last
759 * of physical memory; so that simply reserving
760 * PAGE_SIZE from mpg->mpf_physptr yields BUG()
761 * in reserve_bootmem.
763 unsigned long size
= PAGE_SIZE
;
764 unsigned long end
= max_low_pfn
* PAGE_SIZE
;
765 if (mpf
->mpf_physptr
+ size
> end
)
766 size
= end
- mpf
->mpf_physptr
;
767 reserve_bootmem(mpf
->mpf_physptr
, size
,
780 static void __init
__find_smp_config(unsigned reserve
)
782 unsigned int address
;
785 * FIXME: Linux assumes you have 640K of base ram..
786 * this continues the error...
788 * 1) Scan the bottom 1K for a signature
789 * 2) Scan the top 1K of base RAM
790 * 3) Scan the 64K of bios
792 if (smp_scan_config(0x0, 0x400, reserve
) ||
793 smp_scan_config(639 * 0x400, 0x400, reserve
) ||
794 smp_scan_config(0xF0000, 0x10000, reserve
))
797 * If it is an SMP machine we should know now, unless the
798 * configuration is in an EISA/MCA bus machine with an
799 * extended bios data area.
801 * there is a real-mode segmented pointer pointing to the
802 * 4K EBDA area at 0x40E, calculate and scan it here.
804 * NOTE! There are Linux loaders that will corrupt the EBDA
805 * area, and as such this kind of SMP config may be less
806 * trustworthy, simply because the SMP table may have been
807 * stomped on during early boot. These loaders are buggy and
810 * MP1.4 SPEC states to only scan first 1K of 4K EBDA.
813 address
= get_bios_ebda();
815 smp_scan_config(address
, 0x400, reserve
);
818 void __init
early_find_smp_config(void)
820 __find_smp_config(0);
823 void __init
find_smp_config(void)
825 __find_smp_config(1);
828 /* --------------------------------------------------------------------------
829 ACPI-based MP Configuration
830 -------------------------------------------------------------------------- */
834 #ifdef CONFIG_X86_IO_APIC
837 #define MP_MAX_IOAPIC_PIN 127
839 extern struct mp_ioapic_routing mp_ioapic_routing
[MAX_IO_APICS
];
841 static int mp_find_ioapic(int gsi
)
845 /* Find the IOAPIC that manages this GSI. */
846 for (i
= 0; i
< nr_ioapics
; i
++) {
847 if ((gsi
>= mp_ioapic_routing
[i
].gsi_base
)
848 && (gsi
<= mp_ioapic_routing
[i
].gsi_end
))
852 printk(KERN_ERR
"ERROR: Unable to locate IOAPIC for GSI %d\n", gsi
);
857 static u8
uniq_ioapic_id(u8 id
)
859 if ((boot_cpu_data
.x86_vendor
== X86_VENDOR_INTEL
) &&
860 !APIC_XAPIC(apic_version
[boot_cpu_physical_apicid
]))
861 return io_apic_get_unique_id(nr_ioapics
, id
);
866 void __init
mp_register_ioapic(int id
, u32 address
, u32 gsi_base
)
870 if (bad_ioapic(address
))
875 mp_ioapics
[idx
].mpc_type
= MP_IOAPIC
;
876 mp_ioapics
[idx
].mpc_flags
= MPC_APIC_USABLE
;
877 mp_ioapics
[idx
].mpc_apicaddr
= address
;
879 set_fixmap_nocache(FIX_IO_APIC_BASE_0
+ idx
, address
);
880 mp_ioapics
[idx
].mpc_apicid
= uniq_ioapic_id(id
);
881 mp_ioapics
[idx
].mpc_apicver
= io_apic_get_version(idx
);
884 * Build basic GSI lookup table to facilitate gsi->io_apic lookups
885 * and to prevent reprogramming of IOAPIC pins (PCI GSIs).
887 mp_ioapic_routing
[idx
].apic_id
= mp_ioapics
[idx
].mpc_apicid
;
888 mp_ioapic_routing
[idx
].gsi_base
= gsi_base
;
889 mp_ioapic_routing
[idx
].gsi_end
= gsi_base
+
890 io_apic_get_redir_entries(idx
);
892 printk("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, "
893 "GSI %d-%d\n", idx
, mp_ioapics
[idx
].mpc_apicid
,
894 mp_ioapics
[idx
].mpc_apicver
,
895 mp_ioapics
[idx
].mpc_apicaddr
,
896 mp_ioapic_routing
[idx
].gsi_base
, mp_ioapic_routing
[idx
].gsi_end
);
901 void __init
mp_override_legacy_irq(u8 bus_irq
, u8 polarity
, u8 trigger
, u32 gsi
)
903 struct mpc_config_intsrc intsrc
;
908 * Convert 'gsi' to 'ioapic.pin'.
910 ioapic
= mp_find_ioapic(gsi
);
913 pin
= gsi
- mp_ioapic_routing
[ioapic
].gsi_base
;
916 * TBD: This check is for faulty timer entries, where the override
917 * erroneously sets the trigger to level, resulting in a HUGE
918 * increase of timer interrupts!
920 if ((bus_irq
== 0) && (trigger
== 3))
923 intsrc
.mpc_type
= MP_INTSRC
;
924 intsrc
.mpc_irqtype
= mp_INT
;
925 intsrc
.mpc_irqflag
= (trigger
<< 2) | polarity
;
926 intsrc
.mpc_srcbus
= MP_ISA_BUS
;
927 intsrc
.mpc_srcbusirq
= bus_irq
; /* IRQ */
928 intsrc
.mpc_dstapic
= mp_ioapics
[ioapic
].mpc_apicid
; /* APIC ID */
929 intsrc
.mpc_dstirq
= pin
; /* INTIN# */
931 Dprintk("Int: type %d, pol %d, trig %d, bus %d, irq %d, %d-%d\n",
932 intsrc
.mpc_irqtype
, intsrc
.mpc_irqflag
& 3,
933 (intsrc
.mpc_irqflag
>> 2) & 3, intsrc
.mpc_srcbus
,
934 intsrc
.mpc_srcbusirq
, intsrc
.mpc_dstapic
, intsrc
.mpc_dstirq
);
936 mp_irqs
[mp_irq_entries
] = intsrc
;
937 if (++mp_irq_entries
== MAX_IRQ_SOURCES
)
938 panic("Max # of irq sources exceeded!\n");
943 void __init
mp_config_acpi_legacy_irqs(void)
945 struct mpc_config_intsrc intsrc
;
949 #if defined (CONFIG_MCA) || defined (CONFIG_EISA)
951 * Fabricate the legacy ISA bus (bus #31).
953 mp_bus_id_to_type
[MP_ISA_BUS
] = MP_BUS_ISA
;
955 set_bit(MP_ISA_BUS
, mp_bus_not_pci
);
956 Dprintk("Bus #%d is ISA\n", MP_ISA_BUS
);
959 * Older generations of ES7000 have no legacy identity mappings
961 if (es7000_plat
== 1)
965 * Locate the IOAPIC that manages the ISA IRQs (0-15).
967 ioapic
= mp_find_ioapic(0);
971 intsrc
.mpc_type
= MP_INTSRC
;
972 intsrc
.mpc_irqflag
= 0; /* Conforming */
973 intsrc
.mpc_srcbus
= MP_ISA_BUS
;
974 #ifdef CONFIG_X86_IO_APIC
975 intsrc
.mpc_dstapic
= mp_ioapics
[ioapic
].mpc_apicid
;
978 * Use the default configuration for the IRQs 0-15. Unless
979 * overridden by (MADT) interrupt source override entries.
981 for (i
= 0; i
< 16; i
++) {
984 for (idx
= 0; idx
< mp_irq_entries
; idx
++) {
985 struct mpc_config_intsrc
*irq
= mp_irqs
+ idx
;
987 /* Do we already have a mapping for this ISA IRQ? */
988 if (irq
->mpc_srcbus
== MP_ISA_BUS
989 && irq
->mpc_srcbusirq
== i
)
992 /* Do we already have a mapping for this IOAPIC pin */
993 if ((irq
->mpc_dstapic
== intsrc
.mpc_dstapic
) &&
994 (irq
->mpc_dstirq
== i
))
998 if (idx
!= mp_irq_entries
) {
999 printk(KERN_DEBUG
"ACPI: IRQ%d used by override.\n", i
);
1000 continue; /* IRQ already used */
1003 intsrc
.mpc_irqtype
= mp_INT
;
1004 intsrc
.mpc_srcbusirq
= i
; /* Identity mapped */
1005 intsrc
.mpc_dstirq
= i
;
1007 Dprintk("Int: type %d, pol %d, trig %d, bus %d, irq %d, "
1008 "%d-%d\n", intsrc
.mpc_irqtype
, intsrc
.mpc_irqflag
& 3,
1009 (intsrc
.mpc_irqflag
>> 2) & 3, intsrc
.mpc_srcbus
,
1010 intsrc
.mpc_srcbusirq
, intsrc
.mpc_dstapic
,
1013 mp_irqs
[mp_irq_entries
] = intsrc
;
1014 if (++mp_irq_entries
== MAX_IRQ_SOURCES
)
1015 panic("Max # of irq sources exceeded!\n");
1019 #define MAX_GSI_NUM 4096
1020 #define IRQ_COMPRESSION_START 64
1022 int mp_register_gsi(u32 gsi
, int triggering
, int polarity
)
1027 static int pci_irq
= IRQ_COMPRESSION_START
;
1029 * Mapping between Global System Interrupts, which
1030 * represent all possible interrupts, and IRQs
1031 * assigned to actual devices.
1033 static int gsi_to_irq
[MAX_GSI_NUM
];
1035 /* Don't set up the ACPI SCI because it's already set up */
1036 if (acpi_gbl_FADT
.sci_interrupt
== gsi
)
1039 ioapic
= mp_find_ioapic(gsi
);
1041 printk(KERN_WARNING
"No IOAPIC for GSI %u\n", gsi
);
1045 ioapic_pin
= gsi
- mp_ioapic_routing
[ioapic
].gsi_base
;
1047 if (ioapic_renumber_irq
)
1048 gsi
= ioapic_renumber_irq(ioapic
, gsi
);
1051 * Avoid pin reprogramming. PRTs typically include entries
1052 * with redundant pin->gsi mappings (but unique PCI devices);
1053 * we only program the IOAPIC on the first.
1055 bit
= ioapic_pin
% 32;
1056 idx
= (ioapic_pin
< 32) ? 0 : (ioapic_pin
/ 32);
1058 printk(KERN_ERR
"Invalid reference to IOAPIC pin "
1059 "%d-%d\n", mp_ioapic_routing
[ioapic
].apic_id
,
1063 if ((1 << bit
) & mp_ioapic_routing
[ioapic
].pin_programmed
[idx
]) {
1064 Dprintk(KERN_DEBUG
"Pin %d-%d already programmed\n",
1065 mp_ioapic_routing
[ioapic
].apic_id
, ioapic_pin
);
1066 return (gsi
< IRQ_COMPRESSION_START
? gsi
: gsi_to_irq
[gsi
]);
1069 mp_ioapic_routing
[ioapic
].pin_programmed
[idx
] |= (1 << bit
);
1072 * For GSI >= 64, use IRQ compression
1074 if ((gsi
>= IRQ_COMPRESSION_START
)
1075 && (triggering
== ACPI_LEVEL_SENSITIVE
)) {
1077 * For PCI devices assign IRQs in order, avoiding gaps
1078 * due to unused I/O APIC pins.
1081 if (gsi
< MAX_GSI_NUM
) {
1083 * Retain the VIA chipset work-around (gsi > 15), but
1084 * avoid a problem where the 8254 timer (IRQ0) is setup
1085 * via an override (so it's not on pin 0 of the ioapic),
1086 * and at the same time, the pin 0 interrupt is a PCI
1087 * type. The gsi > 15 test could cause these two pins
1088 * to be shared as IRQ0, and they are not shareable.
1089 * So test for this condition, and if necessary, avoid
1090 * the pin collision.
1094 * Don't assign IRQ used by ACPI SCI
1096 if (gsi
== acpi_gbl_FADT
.sci_interrupt
)
1098 gsi_to_irq
[irq
] = gsi
;
1100 printk(KERN_ERR
"GSI %u is too high\n", gsi
);
1105 io_apic_set_pci_routing(ioapic
, ioapic_pin
, gsi
,
1106 triggering
== ACPI_EDGE_SENSITIVE
? 0 : 1,
1107 polarity
== ACPI_ACTIVE_HIGH
? 0 : 1);
1111 #endif /* CONFIG_X86_IO_APIC */
1112 #endif /* CONFIG_ACPI */