2 * Definitions for the new Marvell Yukon 2 driver.
7 /* PCI config registers */
8 #define PCI_DEV_REG1 0x40
9 #define PCI_DEV_REG2 0x44
10 #define PCI_DEV_STATUS 0x7c
11 #define PCI_OS_PCI_X (1<<26)
13 #define PEX_LNK_STAT 0xf2
14 #define PEX_UNC_ERR_STAT 0x104
15 #define PEX_DEV_CTRL 0xe8
19 PCI_Y2_PIG_ENA
= 1<<31, /* Enable Plug-in-Go (YUKON-2) */
20 PCI_Y2_DLL_DIS
= 1<<30, /* Disable PCI DLL (YUKON-2) */
21 PCI_Y2_PHY2_COMA
= 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */
22 PCI_Y2_PHY1_COMA
= 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */
23 PCI_Y2_PHY2_POWD
= 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */
24 PCI_Y2_PHY1_POWD
= 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */
28 PCI_VPD_WR_THR
= 0xffL
<<24, /* Bit 31..24: VPD Write Threshold */
29 PCI_DEV_SEL
= 0x7fL
<<17, /* Bit 23..17: EEPROM Device Select */
30 PCI_VPD_ROM_SZ
= 7L<<14, /* Bit 16..14: VPD ROM Size */
32 PCI_PATCH_DIR
= 0xfL
<<8, /* Bit 11.. 8: Ext Patches dir 3..0 */
33 PCI_EXT_PATCHS
= 0xfL
<<4, /* Bit 7.. 4: Extended Patches 3..0 */
34 PCI_EN_DUMMY_RD
= 1<<3, /* Enable Dummy Read */
35 PCI_REV_DESC
= 1<<2, /* Reverse Desc. Bytes */
37 PCI_USEDATA64
= 1<<0, /* Use 64Bit Data bus ext */
41 #define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \
42 PCI_STATUS_SIG_SYSTEM_ERROR | \
43 PCI_STATUS_REC_MASTER_ABORT | \
44 PCI_STATUS_REC_TARGET_ABORT | \
48 PEX_DC_MAX_RRS_MSK
= 7<<12, /* Bit 14..12: Max. Read Request Size */
49 PEX_DC_EN_NO_SNOOP
= 1<<11,/* Enable No Snoop */
50 PEX_DC_EN_AUX_POW
= 1<<10,/* Enable AUX Power */
51 PEX_DC_EN_PHANTOM
= 1<<9, /* Enable Phantom Functions */
52 PEX_DC_EN_EXT_TAG
= 1<<8, /* Enable Extended Tag Field */
53 PEX_DC_MAX_PLS_MSK
= 7<<5, /* Bit 7.. 5: Max. Payload Size Mask */
54 PEX_DC_EN_REL_ORD
= 1<<4, /* Enable Relaxed Ordering */
55 PEX_DC_EN_UNS_RQ_RP
= 1<<3, /* Enable Unsupported Request Reporting */
56 PEX_DC_EN_FAT_ER_RP
= 1<<2, /* Enable Fatal Error Reporting */
57 PEX_DC_EN_NFA_ER_RP
= 1<<1, /* Enable Non-Fatal Error Reporting */
58 PEX_DC_EN_COR_ER_RP
= 1<<0, /* Enable Correctable Error Reporting */
60 #define PEX_DC_MAX_RD_RQ_SIZE(x) (((x)<<12) & PEX_DC_MAX_RRS_MSK)
62 /* PEX_UNC_ERR_STAT PEX Uncorrectable Errors Status Register (Yukon-2) */
64 PEX_UNSUP_REQ
= 1<<20, /* Unsupported Request Error */
66 PEX_MALFOR_TLP
= 1<<18, /* Malformed TLP */
68 PEX_UNEXP_COMP
= 1<<16, /* Unexpected Completion */
70 PEX_COMP_TO
= 1<<14, /* Completion Timeout */
71 PEX_FLOW_CTRL_P
= 1<<13, /* Flow Control Protocol Error */
72 PEX_POIS_TLP
= 1<<12, /* Poisoned TLP */
74 PEX_DATA_LINK_P
= 1<<4, /* Data Link Protocol Error */
75 PEX_FATAL_ERRORS
= (PEX_MALFOR_TLP
| PEX_FLOW_CTRL_P
| PEX_DATA_LINK_P
),
83 B0_POWER_CTRL
= 0x0007,
89 /* Special ISR registers (Yukon-2 only) */
90 B0_Y2_SP_ISRC2
= 0x001c,
91 B0_Y2_SP_ISRC3
= 0x0020,
92 B0_Y2_SP_EISR
= 0x0024,
93 B0_Y2_SP_LISR
= 0x0028,
94 B0_Y2_SP_ICR
= 0x002c,
105 B2_Y2_CLK_GATE
= 0x011d,
106 B2_Y2_HW_RES
= 0x011e,
108 B2_Y2_CLK_CTRL
= 0x0120,
115 B2_TST_CTRL1
= 0x0158,
116 B2_TST_CTRL2
= 0x0159,
119 B2_I2C_CTRL
= 0x0160,
120 B2_I2C_DATA
= 0x0164,
124 B3_RAM_ADDR
= 0x0180,
125 B3_RAM_DATA_LO
= 0x0184,
126 B3_RAM_DATA_HI
= 0x0188,
128 /* RAM Interface Registers */
129 /* Yukon-2: use RAM_BUFFER() to access the RAM buffer */
131 * The HW-Spec. calls this registers Timeout Value 0..11. But this names are
132 * not usable in SW. Please notice these are NOT real timeouts, these are
133 * the number of qWords transferred continuously.
135 #define RAM_BUFFER(port, reg) (reg | (port <<6))
137 B3_RI_WTO_R1
= 0x0190,
138 B3_RI_WTO_XA1
= 0x0191,
139 B3_RI_WTO_XS1
= 0x0192,
140 B3_RI_RTO_R1
= 0x0193,
141 B3_RI_RTO_XA1
= 0x0194,
142 B3_RI_RTO_XS1
= 0x0195,
143 B3_RI_WTO_R2
= 0x0196,
144 B3_RI_WTO_XA2
= 0x0197,
145 B3_RI_WTO_XS2
= 0x0198,
146 B3_RI_RTO_R2
= 0x0199,
147 B3_RI_RTO_XA2
= 0x019a,
148 B3_RI_RTO_XS2
= 0x019b,
149 B3_RI_TO_VAL
= 0x019c,
152 B3_MA_TOINI_RX1
= 0x01b0,
153 B3_MA_TOINI_RX2
= 0x01b1,
154 B3_MA_TOINI_TX1
= 0x01b2,
155 B3_MA_TOINI_TX2
= 0x01b3,
156 B3_MA_TOVAL_RX1
= 0x01b4,
157 B3_MA_TOVAL_RX2
= 0x01b5,
158 B3_MA_TOVAL_TX1
= 0x01b6,
159 B3_MA_TOVAL_TX2
= 0x01b7,
160 B3_MA_TO_CTRL
= 0x01b8,
161 B3_MA_TO_TEST
= 0x01ba,
162 B3_MA_RCINI_RX1
= 0x01c0,
163 B3_MA_RCINI_RX2
= 0x01c1,
164 B3_MA_RCINI_TX1
= 0x01c2,
165 B3_MA_RCINI_TX2
= 0x01c3,
166 B3_MA_RCVAL_RX1
= 0x01c4,
167 B3_MA_RCVAL_RX2
= 0x01c5,
168 B3_MA_RCVAL_TX1
= 0x01c6,
169 B3_MA_RCVAL_TX2
= 0x01c7,
170 B3_MA_RC_CTRL
= 0x01c8,
171 B3_MA_RC_TEST
= 0x01ca,
172 B3_PA_TOINI_RX1
= 0x01d0,
173 B3_PA_TOINI_RX2
= 0x01d4,
174 B3_PA_TOINI_TX1
= 0x01d8,
175 B3_PA_TOINI_TX2
= 0x01dc,
176 B3_PA_TOVAL_RX1
= 0x01e0,
177 B3_PA_TOVAL_RX2
= 0x01e4,
178 B3_PA_TOVAL_TX1
= 0x01e8,
179 B3_PA_TOVAL_TX2
= 0x01ec,
186 /* B0_CTST 16 bit Control/Status register */
188 Y2_VMAIN_AVAIL
= 1<<17,/* VMAIN available (YUKON-2 only) */
189 Y2_VAUX_AVAIL
= 1<<16,/* VAUX available (YUKON-2 only) */
190 Y2_ASF_ENABLE
= 1<<13,/* ASF Unit Enable (YUKON-2 only) */
191 Y2_ASF_DISABLE
= 1<<12,/* ASF Unit Disable (YUKON-2 only) */
192 Y2_CLK_RUN_ENA
= 1<<11,/* CLK_RUN Enable (YUKON-2 only) */
193 Y2_CLK_RUN_DIS
= 1<<10,/* CLK_RUN Disable (YUKON-2 only) */
194 Y2_LED_STAT_ON
= 1<<9, /* Status LED On (YUKON-2 only) */
195 Y2_LED_STAT_OFF
= 1<<8, /* Status LED Off (YUKON-2 only) */
197 CS_ST_SW_IRQ
= 1<<7, /* Set IRQ SW Request */
198 CS_CL_SW_IRQ
= 1<<6, /* Clear IRQ SW Request */
199 CS_STOP_DONE
= 1<<5, /* Stop Master is finished */
200 CS_STOP_MAST
= 1<<4, /* Command Bit to stop the master */
201 CS_MRST_CLR
= 1<<3, /* Clear Master reset */
202 CS_MRST_SET
= 1<<2, /* Set Master reset */
203 CS_RST_CLR
= 1<<1, /* Clear Software reset */
204 CS_RST_SET
= 1, /* Set Software reset */
207 /* B0_LED 8 Bit LED register */
209 /* Bit 7.. 2: reserved */
210 LED_STAT_ON
= 1<<1, /* Status LED on */
211 LED_STAT_OFF
= 1, /* Status LED off */
214 /* B0_POWER_CTRL 8 Bit Power Control reg (YUKON only) */
216 PC_VAUX_ENA
= 1<<7, /* Switch VAUX Enable */
217 PC_VAUX_DIS
= 1<<6, /* Switch VAUX Disable */
218 PC_VCC_ENA
= 1<<5, /* Switch VCC Enable */
219 PC_VCC_DIS
= 1<<4, /* Switch VCC Disable */
220 PC_VAUX_ON
= 1<<3, /* Switch VAUX On */
221 PC_VAUX_OFF
= 1<<2, /* Switch VAUX Off */
222 PC_VCC_ON
= 1<<1, /* Switch VCC On */
223 PC_VCC_OFF
= 1<<0, /* Switch VCC Off */
226 /* B2_IRQM_MSK 32 bit IRQ Moderation Mask */
228 /* B0_Y2_SP_ISRC2 32 bit Special Interrupt Source Reg 2 */
229 /* B0_Y2_SP_ISRC3 32 bit Special Interrupt Source Reg 3 */
230 /* B0_Y2_SP_EISR 32 bit Enter ISR Reg */
231 /* B0_Y2_SP_LISR 32 bit Leave ISR Reg */
233 Y2_IS_HW_ERR
= 1<<31, /* Interrupt HW Error */
234 Y2_IS_STAT_BMU
= 1<<30, /* Status BMU Interrupt */
235 Y2_IS_ASF
= 1<<29, /* ASF subsystem Interrupt */
237 Y2_IS_POLL_CHK
= 1<<27, /* Check IRQ from polling unit */
238 Y2_IS_TWSI_RDY
= 1<<26, /* IRQ on end of TWSI Tx */
239 Y2_IS_IRQ_SW
= 1<<25, /* SW forced IRQ */
240 Y2_IS_TIMINT
= 1<<24, /* IRQ from Timer */
242 Y2_IS_IRQ_PHY2
= 1<<12, /* Interrupt from PHY 2 */
243 Y2_IS_IRQ_MAC2
= 1<<11, /* Interrupt from MAC 2 */
244 Y2_IS_CHK_RX2
= 1<<10, /* Descriptor error Rx 2 */
245 Y2_IS_CHK_TXS2
= 1<<9, /* Descriptor error TXS 2 */
246 Y2_IS_CHK_TXA2
= 1<<8, /* Descriptor error TXA 2 */
248 Y2_IS_IRQ_PHY1
= 1<<4, /* Interrupt from PHY 1 */
249 Y2_IS_IRQ_MAC1
= 1<<3, /* Interrupt from MAC 1 */
250 Y2_IS_CHK_RX1
= 1<<2, /* Descriptor error Rx 1 */
251 Y2_IS_CHK_TXS1
= 1<<1, /* Descriptor error TXS 1 */
252 Y2_IS_CHK_TXA1
= 1<<0, /* Descriptor error TXA 1 */
254 Y2_IS_BASE
= Y2_IS_HW_ERR
| Y2_IS_STAT_BMU
|
255 Y2_IS_POLL_CHK
| Y2_IS_TWSI_RDY
|
256 Y2_IS_IRQ_SW
| Y2_IS_TIMINT
,
257 Y2_IS_PORT_1
= Y2_IS_IRQ_PHY1
| Y2_IS_IRQ_MAC1
|
258 Y2_IS_CHK_RX1
| Y2_IS_CHK_TXA1
| Y2_IS_CHK_TXS1
,
259 Y2_IS_PORT_2
= Y2_IS_IRQ_PHY2
| Y2_IS_IRQ_MAC2
|
260 Y2_IS_CHK_RX2
| Y2_IS_CHK_TXA2
| Y2_IS_CHK_TXS2
,
263 /* B2_IRQM_HWE_MSK 32 bit IRQ Moderation HW Error Mask */
265 IS_ERR_MSK
= 0x00003fff,/* All Error bits */
267 IS_IRQ_TIST_OV
= 1<<13, /* Time Stamp Timer Overflow (YUKON only) */
268 IS_IRQ_SENSOR
= 1<<12, /* IRQ from Sensor (YUKON only) */
269 IS_IRQ_MST_ERR
= 1<<11, /* IRQ master error detected */
270 IS_IRQ_STAT
= 1<<10, /* IRQ status exception */
271 IS_NO_STAT_M1
= 1<<9, /* No Rx Status from MAC 1 */
272 IS_NO_STAT_M2
= 1<<8, /* No Rx Status from MAC 2 */
273 IS_NO_TIST_M1
= 1<<7, /* No Time Stamp from MAC 1 */
274 IS_NO_TIST_M2
= 1<<6, /* No Time Stamp from MAC 2 */
275 IS_RAM_RD_PAR
= 1<<5, /* RAM Read Parity Error */
276 IS_RAM_WR_PAR
= 1<<4, /* RAM Write Parity Error */
277 IS_M1_PAR_ERR
= 1<<3, /* MAC 1 Parity Error */
278 IS_M2_PAR_ERR
= 1<<2, /* MAC 2 Parity Error */
279 IS_R1_PAR_ERR
= 1<<1, /* Queue R1 Parity Error */
280 IS_R2_PAR_ERR
= 1<<0, /* Queue R2 Parity Error */
283 /* Hardware error interrupt mask for Yukon 2 */
285 Y2_IS_TIST_OV
= 1<<29,/* Time Stamp Timer overflow interrupt */
286 Y2_IS_SENSOR
= 1<<28, /* Sensor interrupt */
287 Y2_IS_MST_ERR
= 1<<27, /* Master error interrupt */
288 Y2_IS_IRQ_STAT
= 1<<26, /* Status exception interrupt */
289 Y2_IS_PCI_EXP
= 1<<25, /* PCI-Express interrupt */
290 Y2_IS_PCI_NEXP
= 1<<24, /* PCI-Express error similar to PCI error */
292 Y2_IS_PAR_RD2
= 1<<13, /* Read RAM parity error interrupt */
293 Y2_IS_PAR_WR2
= 1<<12, /* Write RAM parity error interrupt */
294 Y2_IS_PAR_MAC2
= 1<<11, /* MAC hardware fault interrupt */
295 Y2_IS_PAR_RX2
= 1<<10, /* Parity Error Rx Queue 2 */
296 Y2_IS_TCP_TXS2
= 1<<9, /* TCP length mismatch sync Tx queue IRQ */
297 Y2_IS_TCP_TXA2
= 1<<8, /* TCP length mismatch async Tx queue IRQ */
299 Y2_IS_PAR_RD1
= 1<<5, /* Read RAM parity error interrupt */
300 Y2_IS_PAR_WR1
= 1<<4, /* Write RAM parity error interrupt */
301 Y2_IS_PAR_MAC1
= 1<<3, /* MAC hardware fault interrupt */
302 Y2_IS_PAR_RX1
= 1<<2, /* Parity Error Rx Queue 1 */
303 Y2_IS_TCP_TXS1
= 1<<1, /* TCP length mismatch sync Tx queue IRQ */
304 Y2_IS_TCP_TXA1
= 1<<0, /* TCP length mismatch async Tx queue IRQ */
306 Y2_HWE_L1_MASK
= Y2_IS_PAR_RD1
| Y2_IS_PAR_WR1
| Y2_IS_PAR_MAC1
|
307 Y2_IS_PAR_RX1
| Y2_IS_TCP_TXS1
| Y2_IS_TCP_TXA1
,
308 Y2_HWE_L2_MASK
= Y2_IS_PAR_RD2
| Y2_IS_PAR_WR2
| Y2_IS_PAR_MAC2
|
309 Y2_IS_PAR_RX2
| Y2_IS_TCP_TXS2
| Y2_IS_TCP_TXA2
,
311 Y2_HWE_ALL_MASK
= Y2_IS_TIST_OV
| Y2_IS_MST_ERR
| Y2_IS_IRQ_STAT
|
313 Y2_HWE_L1_MASK
| Y2_HWE_L2_MASK
,
316 /* B28_DPT_CTRL 8 bit Descriptor Poll Timer Ctrl Reg */
322 /* B2_TST_CTRL1 8 bit Test Control Register 1 */
324 TST_FRC_DPERR_MR
= 1<<7, /* force DATAPERR on MST RD */
325 TST_FRC_DPERR_MW
= 1<<6, /* force DATAPERR on MST WR */
326 TST_FRC_DPERR_TR
= 1<<5, /* force DATAPERR on TRG RD */
327 TST_FRC_DPERR_TW
= 1<<4, /* force DATAPERR on TRG WR */
328 TST_FRC_APERR_M
= 1<<3, /* force ADDRPERR on MST */
329 TST_FRC_APERR_T
= 1<<2, /* force ADDRPERR on TRG */
330 TST_CFG_WRITE_ON
= 1<<1, /* Enable Config Reg WR */
331 TST_CFG_WRITE_OFF
= 1<<0, /* Disable Config Reg WR */
334 /* B2_MAC_CFG 8 bit MAC Configuration / Chip Revision */
336 CFG_CHIP_R_MSK
= 0xf<<4, /* Bit 7.. 4: Chip Revision */
337 /* Bit 3.. 2: reserved */
338 CFG_DIS_M2_CLK
= 1<<1, /* Disable Clock for 2nd MAC */
339 CFG_SNG_MAC
= 1<<0, /* MAC Config: 0=2 MACs / 1=1 MAC*/
342 /* B2_CHIP_ID 8 bit Chip Identification Number */
344 CHIP_ID_GENESIS
= 0x0a, /* Chip ID for GENESIS */
345 CHIP_ID_YUKON
= 0xb0, /* Chip ID for YUKON */
346 CHIP_ID_YUKON_LITE
= 0xb1, /* Chip ID for YUKON-Lite (Rev. A1-A3) */
347 CHIP_ID_YUKON_LP
= 0xb2, /* Chip ID for YUKON-LP */
348 CHIP_ID_YUKON_XL
= 0xb3, /* Chip ID for YUKON-2 XL */
349 CHIP_ID_YUKON_EC_U
= 0xb4, /* Chip ID for YUKON-2 EC Ultra */
350 CHIP_ID_YUKON_EC
= 0xb6, /* Chip ID for YUKON-2 EC */
351 CHIP_ID_YUKON_FE
= 0xb7, /* Chip ID for YUKON-2 FE */
353 CHIP_REV_YU_EC_A1
= 0, /* Chip Rev. for Yukon-EC A1/A0 */
354 CHIP_REV_YU_EC_A2
= 1, /* Chip Rev. for Yukon-EC A2 */
355 CHIP_REV_YU_EC_A3
= 2, /* Chip Rev. for Yukon-EC A3 */
358 /* B2_Y2_CLK_GATE 8 bit Clock Gating (Yukon-2 only) */
360 Y2_STATUS_LNK2_INAC
= 1<<7, /* Status Link 2 inactive (0 = active) */
361 Y2_CLK_GAT_LNK2_DIS
= 1<<6, /* Disable clock gating Link 2 */
362 Y2_COR_CLK_LNK2_DIS
= 1<<5, /* Disable Core clock Link 2 */
363 Y2_PCI_CLK_LNK2_DIS
= 1<<4, /* Disable PCI clock Link 2 */
364 Y2_STATUS_LNK1_INAC
= 1<<3, /* Status Link 1 inactive (0 = active) */
365 Y2_CLK_GAT_LNK1_DIS
= 1<<2, /* Disable clock gating Link 1 */
366 Y2_COR_CLK_LNK1_DIS
= 1<<1, /* Disable Core clock Link 1 */
367 Y2_PCI_CLK_LNK1_DIS
= 1<<0, /* Disable PCI clock Link 1 */
370 /* B2_Y2_HW_RES 8 bit HW Resources (Yukon-2 only) */
372 CFG_LED_MODE_MSK
= 7<<2, /* Bit 4.. 2: LED Mode Mask */
373 CFG_LINK_2_AVAIL
= 1<<1, /* Link 2 available */
374 CFG_LINK_1_AVAIL
= 1<<0, /* Link 1 available */
376 #define CFG_LED_MODE(x) (((x) & CFG_LED_MODE_MSK) >> 2)
377 #define CFG_DUAL_MAC_MSK (CFG_LINK_2_AVAIL | CFG_LINK_1_AVAIL)
380 /* B2_Y2_CLK_CTRL 32 bit Clock Frequency Control Register (Yukon-2/EC) */
382 Y2_CLK_DIV_VAL_MSK
= 0xff<<16,/* Bit 23..16: Clock Divisor Value */
383 #define Y2_CLK_DIV_VAL(x) (((x)<<16) & Y2_CLK_DIV_VAL_MSK)
384 Y2_CLK_DIV_VAL2_MSK
= 7<<21, /* Bit 23..21: Clock Divisor Value */
385 Y2_CLK_SELECT2_MSK
= 0x1f<<16,/* Bit 20..16: Clock Select */
386 #define Y2_CLK_DIV_VAL_2(x) (((x)<<21) & Y2_CLK_DIV_VAL2_MSK)
387 #define Y2_CLK_SEL_VAL_2(x) (((x)<<16) & Y2_CLK_SELECT2_MSK)
388 Y2_CLK_DIV_ENA
= 1<<1, /* Enable Core Clock Division */
389 Y2_CLK_DIV_DIS
= 1<<0, /* Disable Core Clock Division */
392 /* B2_TI_CTRL 8 bit Timer control */
393 /* B2_IRQM_CTRL 8 bit IRQ Moderation Timer Control */
395 TIM_START
= 1<<2, /* Start Timer */
396 TIM_STOP
= 1<<1, /* Stop Timer */
397 TIM_CLR_IRQ
= 1<<0, /* Clear Timer IRQ (!IRQM) */
400 /* B2_TI_TEST 8 Bit Timer Test */
401 /* B2_IRQM_TEST 8 bit IRQ Moderation Timer Test */
402 /* B28_DPT_TST 8 bit Descriptor Poll Timer Test Reg */
404 TIM_T_ON
= 1<<2, /* Test mode on */
405 TIM_T_OFF
= 1<<1, /* Test mode off */
406 TIM_T_STEP
= 1<<0, /* Test step */
409 /* B3_RAM_ADDR 32 bit RAM Address, to read or write */
410 /* Bit 31..19: reserved */
411 #define RAM_ADR_RAN 0x0007ffffL /* Bit 18.. 0: RAM Address Range */
412 /* RAM Interface Registers */
414 /* B3_RI_CTRL 16 bit RAM Interface Control Register */
416 RI_CLR_RD_PERR
= 1<<9, /* Clear IRQ RAM Read Parity Err */
417 RI_CLR_WR_PERR
= 1<<8, /* Clear IRQ RAM Write Parity Err*/
419 RI_RST_CLR
= 1<<1, /* Clear RAM Interface Reset */
420 RI_RST_SET
= 1<<0, /* Set RAM Interface Reset */
423 #define SK_RI_TO_53 36 /* RAM interface timeout */
426 /* Port related registers FIFO, and Arbiter */
427 #define SK_REG(port,reg) (((port)<<7)+(reg))
429 /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
430 /* TXA_ITI_INI 32 bit Tx Arb Interval Timer Init Val */
431 /* TXA_ITI_VAL 32 bit Tx Arb Interval Timer Value */
432 /* TXA_LIM_INI 32 bit Tx Arb Limit Counter Init Val */
433 /* TXA_LIM_VAL 32 bit Tx Arb Limit Counter Value */
435 #define TXA_MAX_VAL 0x00ffffffUL /* Bit 23.. 0: Max TXA Timer/Cnt Val */
437 /* TXA_CTRL 8 bit Tx Arbiter Control Register */
439 TXA_ENA_FSYNC
= 1<<7, /* Enable force of sync Tx queue */
440 TXA_DIS_FSYNC
= 1<<6, /* Disable force of sync Tx queue */
441 TXA_ENA_ALLOC
= 1<<5, /* Enable alloc of free bandwidth */
442 TXA_DIS_ALLOC
= 1<<4, /* Disable alloc of free bandwidth */
443 TXA_START_RC
= 1<<3, /* Start sync Rate Control */
444 TXA_STOP_RC
= 1<<2, /* Stop sync Rate Control */
445 TXA_ENA_ARB
= 1<<1, /* Enable Tx Arbiter */
446 TXA_DIS_ARB
= 1<<0, /* Disable Tx Arbiter */
452 /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
454 TXA_ITI_INI
= 0x0200,/* 32 bit Tx Arb Interval Timer Init Val*/
455 TXA_ITI_VAL
= 0x0204,/* 32 bit Tx Arb Interval Timer Value */
456 TXA_LIM_INI
= 0x0208,/* 32 bit Tx Arb Limit Counter Init Val */
457 TXA_LIM_VAL
= 0x020c,/* 32 bit Tx Arb Limit Counter Value */
458 TXA_CTRL
= 0x0210,/* 8 bit Tx Arbiter Control Register */
459 TXA_TEST
= 0x0211,/* 8 bit Tx Arbiter Test Register */
460 TXA_STAT
= 0x0212,/* 8 bit Tx Arbiter Status Register */
465 B6_EXT_REG
= 0x0300,/* External registers (GENESIS only) */
466 B7_CFG_SPC
= 0x0380,/* copy of the Configuration register */
467 B8_RQ1_REGS
= 0x0400,/* Receive Queue 1 */
468 B8_RQ2_REGS
= 0x0480,/* Receive Queue 2 */
469 B8_TS1_REGS
= 0x0600,/* Transmit sync queue 1 */
470 B8_TA1_REGS
= 0x0680,/* Transmit async queue 1 */
471 B8_TS2_REGS
= 0x0700,/* Transmit sync queue 2 */
472 B8_TA2_REGS
= 0x0780,/* Transmit sync queue 2 */
473 B16_RAM_REGS
= 0x0800,/* RAM Buffer Registers */
476 /* Queue Register Offsets, use Q_ADDR() to access */
478 B8_Q_REGS
= 0x0400, /* base of Queue registers */
479 Q_D
= 0x00, /* 8*32 bit Current Descriptor */
480 Q_DA_L
= 0x20, /* 32 bit Current Descriptor Address Low dWord */
481 Q_DA_H
= 0x24, /* 32 bit Current Descriptor Address High dWord */
482 Q_AC_L
= 0x28, /* 32 bit Current Address Counter Low dWord */
483 Q_AC_H
= 0x2c, /* 32 bit Current Address Counter High dWord */
484 Q_BC
= 0x30, /* 32 bit Current Byte Counter */
485 Q_CSR
= 0x34, /* 32 bit BMU Control/Status Register */
486 Q_F
= 0x38, /* 32 bit Flag Register */
487 Q_T1
= 0x3c, /* 32 bit Test Register 1 */
488 Q_T1_TR
= 0x3c, /* 8 bit Test Register 1 Transfer SM */
489 Q_T1_WR
= 0x3d, /* 8 bit Test Register 1 Write Descriptor SM */
490 Q_T1_RD
= 0x3e, /* 8 bit Test Register 1 Read Descriptor SM */
491 Q_T1_SV
= 0x3f, /* 8 bit Test Register 1 Supervisor SM */
492 Q_T2
= 0x40, /* 32 bit Test Register 2 */
493 Q_T3
= 0x44, /* 32 bit Test Register 3 */
496 Q_DONE
= 0x24, /* 16 bit Done Index (Yukon-2 only) */
497 Q_WM
= 0x40, /* 16 bit FIFO Watermark */
498 Q_AL
= 0x42, /* 8 bit FIFO Alignment */
499 Q_RSP
= 0x44, /* 16 bit FIFO Read Shadow Pointer */
500 Q_RSL
= 0x46, /* 8 bit FIFO Read Shadow Level */
501 Q_RP
= 0x48, /* 8 bit FIFO Read Pointer */
502 Q_RL
= 0x4a, /* 8 bit FIFO Read Level */
503 Q_WP
= 0x4c, /* 8 bit FIFO Write Pointer */
504 Q_WSP
= 0x4d, /* 8 bit FIFO Write Shadow Pointer */
505 Q_WL
= 0x4e, /* 8 bit FIFO Write Level */
506 Q_WSL
= 0x4f, /* 8 bit FIFO Write Shadow Level */
508 #define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))
511 /* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/
513 Y2_B8_PREF_REGS
= 0x0450,
515 PREF_UNIT_CTRL
= 0x00, /* 32 bit Control register */
516 PREF_UNIT_LAST_IDX
= 0x04, /* 16 bit Last Index */
517 PREF_UNIT_ADDR_LO
= 0x08, /* 32 bit List start addr, low part */
518 PREF_UNIT_ADDR_HI
= 0x0c, /* 32 bit List start addr, high part*/
519 PREF_UNIT_GET_IDX
= 0x10, /* 16 bit Get Index */
520 PREF_UNIT_PUT_IDX
= 0x14, /* 16 bit Put Index */
521 PREF_UNIT_FIFO_WP
= 0x20, /* 8 bit FIFO write pointer */
522 PREF_UNIT_FIFO_RP
= 0x24, /* 8 bit FIFO read pointer */
523 PREF_UNIT_FIFO_WM
= 0x28, /* 8 bit FIFO watermark */
524 PREF_UNIT_FIFO_LEV
= 0x2c, /* 8 bit FIFO level */
526 PREF_UNIT_MASK_IDX
= 0x0fff,
528 #define Y2_QADDR(q,reg) (Y2_B8_PREF_REGS + (q) + (reg))
530 /* RAM Buffer Register Offsets */
533 RB_START
= 0x00,/* 32 bit RAM Buffer Start Address */
534 RB_END
= 0x04,/* 32 bit RAM Buffer End Address */
535 RB_WP
= 0x08,/* 32 bit RAM Buffer Write Pointer */
536 RB_RP
= 0x0c,/* 32 bit RAM Buffer Read Pointer */
537 RB_RX_UTPP
= 0x10,/* 32 bit Rx Upper Threshold, Pause Packet */
538 RB_RX_LTPP
= 0x14,/* 32 bit Rx Lower Threshold, Pause Packet */
539 RB_RX_UTHP
= 0x18,/* 32 bit Rx Upper Threshold, High Prio */
540 RB_RX_LTHP
= 0x1c,/* 32 bit Rx Lower Threshold, High Prio */
541 /* 0x10 - 0x1f: reserved at Tx RAM Buffer Registers */
542 RB_PC
= 0x20,/* 32 bit RAM Buffer Packet Counter */
543 RB_LEV
= 0x24,/* 32 bit RAM Buffer Level Register */
544 RB_CTRL
= 0x28,/* 32 bit RAM Buffer Control Register */
545 RB_TST1
= 0x29,/* 8 bit RAM Buffer Test Register 1 */
546 RB_TST2
= 0x2a,/* 8 bit RAM Buffer Test Register 2 */
549 /* Receive and Transmit Queues */
551 Q_R1
= 0x0000, /* Receive Queue 1 */
552 Q_R2
= 0x0080, /* Receive Queue 2 */
553 Q_XS1
= 0x0200, /* Synchronous Transmit Queue 1 */
554 Q_XA1
= 0x0280, /* Asynchronous Transmit Queue 1 */
555 Q_XS2
= 0x0300, /* Synchronous Transmit Queue 2 */
556 Q_XA2
= 0x0380, /* Asynchronous Transmit Queue 2 */
559 /* Different PHY Types */
564 #define RB_ADDR(offs, queue) (B16_RAM_REGS + (queue) + (offs))
568 LNK_SYNC_INI
= 0x0c30,/* 32 bit Link Sync Cnt Init Value */
569 LNK_SYNC_VAL
= 0x0c34,/* 32 bit Link Sync Cnt Current Value */
570 LNK_SYNC_CTRL
= 0x0c38,/* 8 bit Link Sync Cnt Control Register */
571 LNK_SYNC_TST
= 0x0c39,/* 8 bit Link Sync Cnt Test Register */
573 LNK_LED_REG
= 0x0c3c,/* 8 bit Link LED Register */
575 /* Receive GMAC FIFO (YUKON and Yukon-2) */
577 RX_GMF_EA
= 0x0c40,/* 32 bit Rx GMAC FIFO End Address */
578 RX_GMF_AF_THR
= 0x0c44,/* 32 bit Rx GMAC FIFO Almost Full Thresh. */
579 RX_GMF_CTRL_T
= 0x0c48,/* 32 bit Rx GMAC FIFO Control/Test */
580 RX_GMF_FL_MSK
= 0x0c4c,/* 32 bit Rx GMAC FIFO Flush Mask */
581 RX_GMF_FL_THR
= 0x0c50,/* 32 bit Rx GMAC FIFO Flush Threshold */
582 RX_GMF_TR_THR
= 0x0c54,/* 32 bit Rx Truncation Threshold (Yukon-2) */
583 RX_GMF_UP_THR
= 0x0c58,/* 8 bit Rx Upper Pause Thr (Yukon-EC_U) */
584 RX_GMF_LP_THR
= 0x0c5a,/* 8 bit Rx Lower Pause Thr (Yukon-EC_U) */
585 RX_GMF_VLAN
= 0x0c5c,/* 32 bit Rx VLAN Type Register (Yukon-2) */
586 RX_GMF_WP
= 0x0c60,/* 32 bit Rx GMAC FIFO Write Pointer */
588 RX_GMF_WLEV
= 0x0c68,/* 32 bit Rx GMAC FIFO Write Level */
590 RX_GMF_RP
= 0x0c70,/* 32 bit Rx GMAC FIFO Read Pointer */
592 RX_GMF_RLEV
= 0x0c78,/* 32 bit Rx GMAC FIFO Read Level */
596 /* Q_BC 32 bit Current Byte Counter */
598 /* BMU Control Status Registers */
599 /* B0_R1_CSR 32 bit BMU Ctrl/Stat Rx Queue 1 */
600 /* B0_R2_CSR 32 bit BMU Ctrl/Stat Rx Queue 2 */
601 /* B0_XA1_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 1 */
602 /* B0_XS1_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 1 */
603 /* B0_XA2_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 2 */
604 /* B0_XS2_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 2 */
605 /* Q_CSR 32 bit BMU Control/Status Register */
607 /* Rx BMU Control / Status Registers (Yukon-2) */
609 BMU_IDLE
= 1<<31, /* BMU Idle State */
610 BMU_RX_TCP_PKT
= 1<<30, /* Rx TCP Packet (when RSS Hash enabled) */
611 BMU_RX_IP_PKT
= 1<<29, /* Rx IP Packet (when RSS Hash enabled) */
613 BMU_ENA_RX_RSS_HASH
= 1<<15, /* Enable Rx RSS Hash */
614 BMU_DIS_RX_RSS_HASH
= 1<<14, /* Disable Rx RSS Hash */
615 BMU_ENA_RX_CHKSUM
= 1<<13, /* Enable Rx TCP/IP Checksum Check */
616 BMU_DIS_RX_CHKSUM
= 1<<12, /* Disable Rx TCP/IP Checksum Check */
617 BMU_CLR_IRQ_PAR
= 1<<11, /* Clear IRQ on Parity errors (Rx) */
618 BMU_CLR_IRQ_TCP
= 1<<11, /* Clear IRQ on TCP segment. error (Tx) */
619 BMU_CLR_IRQ_CHK
= 1<<10, /* Clear IRQ Check */
620 BMU_STOP
= 1<<9, /* Stop Rx/Tx Queue */
621 BMU_START
= 1<<8, /* Start Rx/Tx Queue */
622 BMU_FIFO_OP_ON
= 1<<7, /* FIFO Operational On */
623 BMU_FIFO_OP_OFF
= 1<<6, /* FIFO Operational Off */
624 BMU_FIFO_ENA
= 1<<5, /* Enable FIFO */
625 BMU_FIFO_RST
= 1<<4, /* Reset FIFO */
626 BMU_OP_ON
= 1<<3, /* BMU Operational On */
627 BMU_OP_OFF
= 1<<2, /* BMU Operational Off */
628 BMU_RST_CLR
= 1<<1, /* Clear BMU Reset (Enable) */
629 BMU_RST_SET
= 1<<0, /* Set BMU Reset */
631 BMU_CLR_RESET
= BMU_FIFO_RST
| BMU_OP_OFF
| BMU_RST_CLR
,
632 BMU_OPER_INIT
= BMU_CLR_IRQ_PAR
| BMU_CLR_IRQ_CHK
| BMU_START
|
633 BMU_FIFO_ENA
| BMU_OP_ON
,
635 BMU_WM_DEFAULT
= 0x600,
638 /* Tx BMU Control / Status Registers (Yukon-2) */
639 /* Bit 31: same as for Rx */
641 BMU_TX_IPIDINCR_ON
= 1<<13, /* Enable IP ID Increment */
642 BMU_TX_IPIDINCR_OFF
= 1<<12, /* Disable IP ID Increment */
643 BMU_TX_CLR_IRQ_TCP
= 1<<11, /* Clear IRQ on TCP segment length mismatch */
646 /* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/
647 /* PREF_UNIT_CTRL 32 bit Prefetch Control register */
649 PREF_UNIT_OP_ON
= 1<<3, /* prefetch unit operational */
650 PREF_UNIT_OP_OFF
= 1<<2, /* prefetch unit not operational */
651 PREF_UNIT_RST_CLR
= 1<<1, /* Clear Prefetch Unit Reset */
652 PREF_UNIT_RST_SET
= 1<<0, /* Set Prefetch Unit Reset */
655 /* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */
656 /* RB_START 32 bit RAM Buffer Start Address */
657 /* RB_END 32 bit RAM Buffer End Address */
658 /* RB_WP 32 bit RAM Buffer Write Pointer */
659 /* RB_RP 32 bit RAM Buffer Read Pointer */
660 /* RB_RX_UTPP 32 bit Rx Upper Threshold, Pause Pack */
661 /* RB_RX_LTPP 32 bit Rx Lower Threshold, Pause Pack */
662 /* RB_RX_UTHP 32 bit Rx Upper Threshold, High Prio */
663 /* RB_RX_LTHP 32 bit Rx Lower Threshold, High Prio */
664 /* RB_PC 32 bit RAM Buffer Packet Counter */
665 /* RB_LEV 32 bit RAM Buffer Level Register */
667 #define RB_MSK 0x0007ffff /* Bit 18.. 0: RAM Buffer Pointer Bits */
668 /* RB_TST2 8 bit RAM Buffer Test Register 2 */
669 /* RB_TST1 8 bit RAM Buffer Test Register 1 */
671 /* RB_CTRL 8 bit RAM Buffer Control Register */
673 RB_ENA_STFWD
= 1<<5, /* Enable Store & Forward */
674 RB_DIS_STFWD
= 1<<4, /* Disable Store & Forward */
675 RB_ENA_OP_MD
= 1<<3, /* Enable Operation Mode */
676 RB_DIS_OP_MD
= 1<<2, /* Disable Operation Mode */
677 RB_RST_CLR
= 1<<1, /* Clear RAM Buf STM Reset */
678 RB_RST_SET
= 1<<0, /* Set RAM Buf STM Reset */
682 /* Transmit GMAC FIFO (YUKON only) */
684 TX_GMF_EA
= 0x0d40,/* 32 bit Tx GMAC FIFO End Address */
685 TX_GMF_AE_THR
= 0x0d44,/* 32 bit Tx GMAC FIFO Almost Empty Thresh.*/
686 TX_GMF_CTRL_T
= 0x0d48,/* 32 bit Tx GMAC FIFO Control/Test */
688 TX_GMF_WP
= 0x0d60,/* 32 bit Tx GMAC FIFO Write Pointer */
689 TX_GMF_WSP
= 0x0d64,/* 32 bit Tx GMAC FIFO Write Shadow Ptr. */
690 TX_GMF_WLEV
= 0x0d68,/* 32 bit Tx GMAC FIFO Write Level */
692 TX_GMF_RP
= 0x0d70,/* 32 bit Tx GMAC FIFO Read Pointer */
693 TX_GMF_RSTP
= 0x0d74,/* 32 bit Tx GMAC FIFO Restart Pointer */
694 TX_GMF_RLEV
= 0x0d78,/* 32 bit Tx GMAC FIFO Read Level */
697 /* Descriptor Poll Timer Registers */
699 B28_DPT_INI
= 0x0e00,/* 24 bit Descriptor Poll Timer Init Val */
700 B28_DPT_VAL
= 0x0e04,/* 24 bit Descriptor Poll Timer Curr Val */
701 B28_DPT_CTRL
= 0x0e08,/* 8 bit Descriptor Poll Timer Ctrl Reg */
703 B28_DPT_TST
= 0x0e0a,/* 8 bit Descriptor Poll Timer Test Reg */
706 /* Time Stamp Timer Registers (YUKON only) */
708 GMAC_TI_ST_VAL
= 0x0e14,/* 32 bit Time Stamp Timer Curr Val */
709 GMAC_TI_ST_CTRL
= 0x0e18,/* 8 bit Time Stamp Timer Ctrl Reg */
710 GMAC_TI_ST_TST
= 0x0e1a,/* 8 bit Time Stamp Timer Test Reg */
713 /* Polling Unit Registers (Yukon-2 only) */
715 POLL_CTRL
= 0x0e20, /* 32 bit Polling Unit Control Reg */
716 POLL_LAST_IDX
= 0x0e24,/* 16 bit Polling Unit List Last Index */
718 POLL_LIST_ADDR_LO
= 0x0e28,/* 32 bit Poll. List Start Addr (low) */
719 POLL_LIST_ADDR_HI
= 0x0e2c,/* 32 bit Poll. List Start Addr (high) */
722 /* ASF Subsystem Registers (Yukon-2 only) */
724 B28_Y2_SMB_CONFIG
= 0x0e40,/* 32 bit ASF SMBus Config Register */
725 B28_Y2_SMB_CSD_REG
= 0x0e44,/* 32 bit ASF SMB Control/Status/Data */
726 B28_Y2_ASF_IRQ_V_BASE
=0x0e60,/* 32 bit ASF IRQ Vector Base */
728 B28_Y2_ASF_STAT_CMD
= 0x0e68,/* 32 bit ASF Status and Command Reg */
729 B28_Y2_ASF_HOST_COM
= 0x0e6c,/* 32 bit ASF Host Communication Reg */
730 B28_Y2_DATA_REG_1
= 0x0e70,/* 32 bit ASF/Host Data Register 1 */
731 B28_Y2_DATA_REG_2
= 0x0e74,/* 32 bit ASF/Host Data Register 2 */
732 B28_Y2_DATA_REG_3
= 0x0e78,/* 32 bit ASF/Host Data Register 3 */
733 B28_Y2_DATA_REG_4
= 0x0e7c,/* 32 bit ASF/Host Data Register 4 */
736 /* Status BMU Registers (Yukon-2 only)*/
738 STAT_CTRL
= 0x0e80,/* 32 bit Status BMU Control Reg */
739 STAT_LAST_IDX
= 0x0e84,/* 16 bit Status BMU Last Index */
741 STAT_LIST_ADDR_LO
= 0x0e88,/* 32 bit Status List Start Addr (low) */
742 STAT_LIST_ADDR_HI
= 0x0e8c,/* 32 bit Status List Start Addr (high) */
743 STAT_TXA1_RIDX
= 0x0e90,/* 16 bit Status TxA1 Report Index Reg */
744 STAT_TXS1_RIDX
= 0x0e92,/* 16 bit Status TxS1 Report Index Reg */
745 STAT_TXA2_RIDX
= 0x0e94,/* 16 bit Status TxA2 Report Index Reg */
746 STAT_TXS2_RIDX
= 0x0e96,/* 16 bit Status TxS2 Report Index Reg */
747 STAT_TX_IDX_TH
= 0x0e98,/* 16 bit Status Tx Index Threshold Reg */
748 STAT_PUT_IDX
= 0x0e9c,/* 16 bit Status Put Index Reg */
750 /* FIFO Control/Status Registers (Yukon-2 only)*/
751 STAT_FIFO_WP
= 0x0ea0,/* 8 bit Status FIFO Write Pointer Reg */
752 STAT_FIFO_RP
= 0x0ea4,/* 8 bit Status FIFO Read Pointer Reg */
753 STAT_FIFO_RSP
= 0x0ea6,/* 8 bit Status FIFO Read Shadow Ptr */
754 STAT_FIFO_LEVEL
= 0x0ea8,/* 8 bit Status FIFO Level Reg */
755 STAT_FIFO_SHLVL
= 0x0eaa,/* 8 bit Status FIFO Shadow Level Reg */
756 STAT_FIFO_WM
= 0x0eac,/* 8 bit Status FIFO Watermark Reg */
757 STAT_FIFO_ISR_WM
= 0x0ead,/* 8 bit Status FIFO ISR Watermark Reg */
759 /* Level and ISR Timer Registers (Yukon-2 only)*/
760 STAT_LEV_TIMER_INI
= 0x0eb0,/* 32 bit Level Timer Init. Value Reg */
761 STAT_LEV_TIMER_CNT
= 0x0eb4,/* 32 bit Level Timer Counter Reg */
762 STAT_LEV_TIMER_CTRL
= 0x0eb8,/* 8 bit Level Timer Control Reg */
763 STAT_LEV_TIMER_TEST
= 0x0eb9,/* 8 bit Level Timer Test Reg */
764 STAT_TX_TIMER_INI
= 0x0ec0,/* 32 bit Tx Timer Init. Value Reg */
765 STAT_TX_TIMER_CNT
= 0x0ec4,/* 32 bit Tx Timer Counter Reg */
766 STAT_TX_TIMER_CTRL
= 0x0ec8,/* 8 bit Tx Timer Control Reg */
767 STAT_TX_TIMER_TEST
= 0x0ec9,/* 8 bit Tx Timer Test Reg */
768 STAT_ISR_TIMER_INI
= 0x0ed0,/* 32 bit ISR Timer Init. Value Reg */
769 STAT_ISR_TIMER_CNT
= 0x0ed4,/* 32 bit ISR Timer Counter Reg */
770 STAT_ISR_TIMER_CTRL
= 0x0ed8,/* 8 bit ISR Timer Control Reg */
771 STAT_ISR_TIMER_TEST
= 0x0ed9,/* 8 bit ISR Timer Test Reg */
777 LINKLED_LINKSYNC_OFF
= 0x04,
778 LINKLED_LINKSYNC_ON
= 0x08,
779 LINKLED_BLINK_OFF
= 0x10,
780 LINKLED_BLINK_ON
= 0x20,
783 /* GMAC and GPHY Control Registers (YUKON only) */
785 GMAC_CTRL
= 0x0f00,/* 32 bit GMAC Control Reg */
786 GPHY_CTRL
= 0x0f04,/* 32 bit GPHY Control Reg */
787 GMAC_IRQ_SRC
= 0x0f08,/* 8 bit GMAC Interrupt Source Reg */
788 GMAC_IRQ_MSK
= 0x0f0c,/* 8 bit GMAC Interrupt Mask Reg */
789 GMAC_LINK_CTRL
= 0x0f10,/* 16 bit Link Control Reg */
791 /* Wake-up Frame Pattern Match Control Registers (YUKON only) */
793 WOL_REG_OFFS
= 0x20,/* HW-Bug: Address is + 0x20 against spec. */
795 WOL_CTRL_STAT
= 0x0f20,/* 16 bit WOL Control/Status Reg */
796 WOL_MATCH_CTL
= 0x0f22,/* 8 bit WOL Match Control Reg */
797 WOL_MATCH_RES
= 0x0f23,/* 8 bit WOL Match Result Reg */
798 WOL_MAC_ADDR
= 0x0f24,/* 32 bit WOL MAC Address */
799 WOL_PATT_PME
= 0x0f2a,/* 8 bit WOL PME Match Enable (Yukon-2) */
800 WOL_PATT_ASFM
= 0x0f2b,/* 8 bit WOL ASF Match Enable (Yukon-2) */
801 WOL_PATT_RPTR
= 0x0f2c,/* 8 bit WOL Pattern Read Pointer */
803 /* WOL Pattern Length Registers (YUKON only) */
805 WOL_PATT_LEN_LO
= 0x0f30,/* 32 bit WOL Pattern Length 3..0 */
806 WOL_PATT_LEN_HI
= 0x0f34,/* 24 bit WOL Pattern Length 6..4 */
808 /* WOL Pattern Counter Registers (YUKON only) */
811 WOL_PATT_CNT_0
= 0x0f38,/* 32 bit WOL Pattern Counter 3..0 */
812 WOL_PATT_CNT_4
= 0x0f3c,/* 24 bit WOL Pattern Counter 6..4 */
816 WOL_PATT_RAM_1
= 0x1000,/* WOL Pattern RAM Link 1 */
817 WOL_PATT_RAM_2
= 0x1400,/* WOL Pattern RAM Link 2 */
821 BASE_GMAC_1
= 0x2800,/* GMAC 1 registers */
822 BASE_GMAC_2
= 0x3800,/* GMAC 2 registers */
826 * Marvel-PHY Registers, indirect addressed over GMAC
829 PHY_MARV_CTRL
= 0x00,/* 16 bit r/w PHY Control Register */
830 PHY_MARV_STAT
= 0x01,/* 16 bit r/o PHY Status Register */
831 PHY_MARV_ID0
= 0x02,/* 16 bit r/o PHY ID0 Register */
832 PHY_MARV_ID1
= 0x03,/* 16 bit r/o PHY ID1 Register */
833 PHY_MARV_AUNE_ADV
= 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
834 PHY_MARV_AUNE_LP
= 0x05,/* 16 bit r/o Link Part Ability Reg */
835 PHY_MARV_AUNE_EXP
= 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
836 PHY_MARV_NEPG
= 0x07,/* 16 bit r/w Next Page Register */
837 PHY_MARV_NEPG_LP
= 0x08,/* 16 bit r/o Next Page Link Partner */
838 /* Marvel-specific registers */
839 PHY_MARV_1000T_CTRL
= 0x09,/* 16 bit r/w 1000Base-T Control Reg */
840 PHY_MARV_1000T_STAT
= 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
841 PHY_MARV_EXT_STAT
= 0x0f,/* 16 bit r/o Extended Status Reg */
842 PHY_MARV_PHY_CTRL
= 0x10,/* 16 bit r/w PHY Specific Ctrl Reg */
843 PHY_MARV_PHY_STAT
= 0x11,/* 16 bit r/o PHY Specific Stat Reg */
844 PHY_MARV_INT_MASK
= 0x12,/* 16 bit r/w Interrupt Mask Reg */
845 PHY_MARV_INT_STAT
= 0x13,/* 16 bit r/o Interrupt Status Reg */
846 PHY_MARV_EXT_CTRL
= 0x14,/* 16 bit r/w Ext. PHY Specific Ctrl */
847 PHY_MARV_RXE_CNT
= 0x15,/* 16 bit r/w Receive Error Counter */
848 PHY_MARV_EXT_ADR
= 0x16,/* 16 bit r/w Ext. Ad. for Cable Diag. */
849 PHY_MARV_PORT_IRQ
= 0x17,/* 16 bit r/o Port 0 IRQ (88E1111 only) */
850 PHY_MARV_LED_CTRL
= 0x18,/* 16 bit r/w LED Control Reg */
851 PHY_MARV_LED_OVER
= 0x19,/* 16 bit r/w Manual LED Override Reg */
852 PHY_MARV_EXT_CTRL_2
= 0x1a,/* 16 bit r/w Ext. PHY Specific Ctrl 2 */
853 PHY_MARV_EXT_P_STAT
= 0x1b,/* 16 bit r/w Ext. PHY Spec. Stat Reg */
854 PHY_MARV_CABLE_DIAG
= 0x1c,/* 16 bit r/o Cable Diagnostic Reg */
855 PHY_MARV_PAGE_ADDR
= 0x1d,/* 16 bit r/w Extended Page Address Reg */
856 PHY_MARV_PAGE_DATA
= 0x1e,/* 16 bit r/w Extended Page Data Reg */
858 /* for 10/100 Fast Ethernet PHY (88E3082 only) */
859 PHY_MARV_FE_LED_PAR
= 0x16,/* 16 bit r/w LED Parallel Select Reg. */
860 PHY_MARV_FE_LED_SER
= 0x17,/* 16 bit r/w LED Stream Select S. LED */
861 PHY_MARV_FE_VCT_TX
= 0x1a,/* 16 bit r/w VCT Reg. for TXP/N Pins */
862 PHY_MARV_FE_VCT_RX
= 0x1b,/* 16 bit r/o VCT Reg. for RXP/N Pins */
863 PHY_MARV_FE_SPEC_2
= 0x1c,/* 16 bit r/w Specific Control Reg. 2 */
867 PHY_CT_RESET
= 1<<15, /* Bit 15: (sc) clear all PHY related regs */
868 PHY_CT_LOOP
= 1<<14, /* Bit 14: enable Loopback over PHY */
869 PHY_CT_SPS_LSB
= 1<<13, /* Bit 13: Speed select, lower bit */
870 PHY_CT_ANE
= 1<<12, /* Bit 12: Auto-Negotiation Enabled */
871 PHY_CT_PDOWN
= 1<<11, /* Bit 11: Power Down Mode */
872 PHY_CT_ISOL
= 1<<10, /* Bit 10: Isolate Mode */
873 PHY_CT_RE_CFG
= 1<<9, /* Bit 9: (sc) Restart Auto-Negotiation */
874 PHY_CT_DUP_MD
= 1<<8, /* Bit 8: Duplex Mode */
875 PHY_CT_COL_TST
= 1<<7, /* Bit 7: Collision Test enabled */
876 PHY_CT_SPS_MSB
= 1<<6, /* Bit 6: Speed select, upper bit */
880 PHY_CT_SP1000
= PHY_CT_SPS_MSB
, /* enable speed of 1000 Mbps */
881 PHY_CT_SP100
= PHY_CT_SPS_LSB
, /* enable speed of 100 Mbps */
882 PHY_CT_SP10
= 0, /* enable speed of 10 Mbps */
886 PHY_ST_EXT_ST
= 1<<8, /* Bit 8: Extended Status Present */
888 PHY_ST_PRE_SUP
= 1<<6, /* Bit 6: Preamble Suppression */
889 PHY_ST_AN_OVER
= 1<<5, /* Bit 5: Auto-Negotiation Over */
890 PHY_ST_REM_FLT
= 1<<4, /* Bit 4: Remote Fault Condition Occured */
891 PHY_ST_AN_CAP
= 1<<3, /* Bit 3: Auto-Negotiation Capability */
892 PHY_ST_LSYNC
= 1<<2, /* Bit 2: Link Synchronized */
893 PHY_ST_JAB_DET
= 1<<1, /* Bit 1: Jabber Detected */
894 PHY_ST_EXT_REG
= 1<<0, /* Bit 0: Extended Register available */
898 PHY_I1_OUI_MSK
= 0x3f<<10, /* Bit 15..10: Organization Unique ID */
899 PHY_I1_MOD_NUM
= 0x3f<<4, /* Bit 9.. 4: Model Number */
900 PHY_I1_REV_MSK
= 0xf, /* Bit 3.. 0: Revision Number */
903 /* different Marvell PHY Ids */
905 PHY_MARV_ID0_VAL
= 0x0141, /* Marvell Unique Identifier */
907 PHY_BCOM_ID1_A1
= 0x6041,
908 PHY_BCOM_ID1_B2
= 0x6043,
909 PHY_BCOM_ID1_C0
= 0x6044,
910 PHY_BCOM_ID1_C5
= 0x6047,
912 PHY_MARV_ID1_B0
= 0x0C23, /* Yukon (PHY 88E1011) */
913 PHY_MARV_ID1_B2
= 0x0C25, /* Yukon-Plus (PHY 88E1011) */
914 PHY_MARV_ID1_C2
= 0x0CC2, /* Yukon-EC (PHY 88E1111) */
915 PHY_MARV_ID1_Y2
= 0x0C91, /* Yukon-2 (PHY 88E1112) */
918 /* Advertisement register bits */
920 PHY_AN_NXT_PG
= 1<<15, /* Bit 15: Request Next Page */
921 PHY_AN_ACK
= 1<<14, /* Bit 14: (ro) Acknowledge Received */
922 PHY_AN_RF
= 1<<13, /* Bit 13: Remote Fault Bits */
924 PHY_AN_PAUSE_ASYM
= 1<<11,/* Bit 11: Try for asymmetric */
925 PHY_AN_PAUSE_CAP
= 1<<10, /* Bit 10: Try for pause */
926 PHY_AN_100BASE4
= 1<<9, /* Bit 9: Try for 100mbps 4k packets */
927 PHY_AN_100FULL
= 1<<8, /* Bit 8: Try for 100mbps full-duplex */
928 PHY_AN_100HALF
= 1<<7, /* Bit 7: Try for 100mbps half-duplex */
929 PHY_AN_10FULL
= 1<<6, /* Bit 6: Try for 10mbps full-duplex */
930 PHY_AN_10HALF
= 1<<5, /* Bit 5: Try for 10mbps half-duplex */
931 PHY_AN_CSMA
= 1<<0, /* Bit 0: Only selector supported */
932 PHY_AN_SEL
= 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
933 PHY_AN_FULL
= PHY_AN_100FULL
| PHY_AN_10FULL
| PHY_AN_CSMA
,
934 PHY_AN_ALL
= PHY_AN_10HALF
| PHY_AN_10FULL
|
935 PHY_AN_100HALF
| PHY_AN_100FULL
,
938 /***** PHY_BCOM_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
939 /***** PHY_MARV_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
941 PHY_B_1000S_MSF
= 1<<15, /* Bit 15: Master/Slave Fault */
942 PHY_B_1000S_MSR
= 1<<14, /* Bit 14: Master/Slave Result */
943 PHY_B_1000S_LRS
= 1<<13, /* Bit 13: Local Receiver Status */
944 PHY_B_1000S_RRS
= 1<<12, /* Bit 12: Remote Receiver Status */
945 PHY_B_1000S_LP_FD
= 1<<11, /* Bit 11: Link Partner can FD */
946 PHY_B_1000S_LP_HD
= 1<<10, /* Bit 10: Link Partner can HD */
947 /* Bit 9..8: reserved */
948 PHY_B_1000S_IEC
= 0xff, /* Bit 7..0: Idle Error Count */
951 /** Marvell-Specific */
953 PHY_M_AN_NXT_PG
= 1<<15, /* Request Next Page */
954 PHY_M_AN_ACK
= 1<<14, /* (ro) Acknowledge Received */
955 PHY_M_AN_RF
= 1<<13, /* Remote Fault */
957 PHY_M_AN_ASP
= 1<<11, /* Asymmetric Pause */
958 PHY_M_AN_PC
= 1<<10, /* MAC Pause implemented */
959 PHY_M_AN_100_T4
= 1<<9, /* Not cap. 100Base-T4 (always 0) */
960 PHY_M_AN_100_FD
= 1<<8, /* Advertise 100Base-TX Full Duplex */
961 PHY_M_AN_100_HD
= 1<<7, /* Advertise 100Base-TX Half Duplex */
962 PHY_M_AN_10_FD
= 1<<6, /* Advertise 10Base-TX Full Duplex */
963 PHY_M_AN_10_HD
= 1<<5, /* Advertise 10Base-TX Half Duplex */
964 PHY_M_AN_SEL_MSK
=0x1f<<4, /* Bit 4.. 0: Selector Field Mask */
967 /* special defines for FIBER (88E1011S only) */
969 PHY_M_AN_ASP_X
= 1<<8, /* Asymmetric Pause */
970 PHY_M_AN_PC_X
= 1<<7, /* MAC Pause implemented */
971 PHY_M_AN_1000X_AHD
= 1<<6, /* Advertise 10000Base-X Half Duplex */
972 PHY_M_AN_1000X_AFD
= 1<<5, /* Advertise 10000Base-X Full Duplex */
975 /* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */
977 PHY_M_P_NO_PAUSE_X
= 0<<7,/* Bit 8.. 7: no Pause Mode */
978 PHY_M_P_SYM_MD_X
= 1<<7, /* Bit 8.. 7: symmetric Pause Mode */
979 PHY_M_P_ASYM_MD_X
= 2<<7,/* Bit 8.. 7: asymmetric Pause Mode */
980 PHY_M_P_BOTH_MD_X
= 3<<7,/* Bit 8.. 7: both Pause Mode */
983 /***** PHY_MARV_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
985 PHY_M_1000C_TEST
= 7<<13,/* Bit 15..13: Test Modes */
986 PHY_M_1000C_MSE
= 1<<12, /* Manual Master/Slave Enable */
987 PHY_M_1000C_MSC
= 1<<11, /* M/S Configuration (1=Master) */
988 PHY_M_1000C_MPD
= 1<<10, /* Multi-Port Device */
989 PHY_M_1000C_AFD
= 1<<9, /* Advertise Full Duplex */
990 PHY_M_1000C_AHD
= 1<<8, /* Advertise Half Duplex */
993 /***** PHY_MARV_PHY_CTRL 16 bit r/w PHY Specific Ctrl Reg *****/
995 PHY_M_PC_TX_FFD_MSK
= 3<<14,/* Bit 15..14: Tx FIFO Depth Mask */
996 PHY_M_PC_RX_FFD_MSK
= 3<<12,/* Bit 13..12: Rx FIFO Depth Mask */
997 PHY_M_PC_ASS_CRS_TX
= 1<<11, /* Assert CRS on Transmit */
998 PHY_M_PC_FL_GOOD
= 1<<10, /* Force Link Good */
999 PHY_M_PC_EN_DET_MSK
= 3<<8,/* Bit 9.. 8: Energy Detect Mask */
1000 PHY_M_PC_ENA_EXT_D
= 1<<7, /* Enable Ext. Distance (10BT) */
1001 PHY_M_PC_MDIX_MSK
= 3<<5,/* Bit 6.. 5: MDI/MDIX Config. Mask */
1002 PHY_M_PC_DIS_125CLK
= 1<<4, /* Disable 125 CLK */
1003 PHY_M_PC_MAC_POW_UP
= 1<<3, /* MAC Power up */
1004 PHY_M_PC_SQE_T_ENA
= 1<<2, /* SQE Test Enabled */
1005 PHY_M_PC_POL_R_DIS
= 1<<1, /* Polarity Reversal Disabled */
1006 PHY_M_PC_DIS_JABBER
= 1<<0, /* Disable Jabber */
1010 PHY_M_PC_EN_DET
= 2<<8, /* Energy Detect (Mode 1) */
1011 PHY_M_PC_EN_DET_PLUS
= 3<<8, /* Energy Detect Plus (Mode 2) */
1014 #define PHY_M_PC_MDI_XMODE(x) (((x)<<5) & PHY_M_PC_MDIX_MSK)
1017 PHY_M_PC_MAN_MDI
= 0, /* 00 = Manual MDI configuration */
1018 PHY_M_PC_MAN_MDIX
= 1, /* 01 = Manual MDIX configuration */
1019 PHY_M_PC_ENA_AUTO
= 3, /* 11 = Enable Automatic Crossover */
1022 /* for 10/100 Fast Ethernet PHY (88E3082 only) */
1024 PHY_M_PC_ENA_DTE_DT
= 1<<15, /* Enable Data Terminal Equ. (DTE) Detect */
1025 PHY_M_PC_ENA_ENE_DT
= 1<<14, /* Enable Energy Detect (sense & pulse) */
1026 PHY_M_PC_DIS_NLP_CK
= 1<<13, /* Disable Normal Link Puls (NLP) Check */
1027 PHY_M_PC_ENA_LIP_NP
= 1<<12, /* Enable Link Partner Next Page Reg. */
1028 PHY_M_PC_DIS_NLP_GN
= 1<<11, /* Disable Normal Link Puls Generation */
1030 PHY_M_PC_DIS_SCRAMB
= 1<<9, /* Disable Scrambler */
1031 PHY_M_PC_DIS_FEFI
= 1<<8, /* Disable Far End Fault Indic. (FEFI) */
1033 PHY_M_PC_SH_TP_SEL
= 1<<6, /* Shielded Twisted Pair Select */
1034 PHY_M_PC_RX_FD_MSK
= 3<<2,/* Bit 3.. 2: Rx FIFO Depth Mask */
1037 /***** PHY_MARV_PHY_STAT 16 bit r/o PHY Specific Status Reg *****/
1039 PHY_M_PS_SPEED_MSK
= 3<<14, /* Bit 15..14: Speed Mask */
1040 PHY_M_PS_SPEED_1000
= 1<<15, /* 10 = 1000 Mbps */
1041 PHY_M_PS_SPEED_100
= 1<<14, /* 01 = 100 Mbps */
1042 PHY_M_PS_SPEED_10
= 0, /* 00 = 10 Mbps */
1043 PHY_M_PS_FULL_DUP
= 1<<13, /* Full Duplex */
1044 PHY_M_PS_PAGE_REC
= 1<<12, /* Page Received */
1045 PHY_M_PS_SPDUP_RES
= 1<<11, /* Speed & Duplex Resolved */
1046 PHY_M_PS_LINK_UP
= 1<<10, /* Link Up */
1047 PHY_M_PS_CABLE_MSK
= 7<<7, /* Bit 9.. 7: Cable Length Mask */
1048 PHY_M_PS_MDI_X_STAT
= 1<<6, /* MDI Crossover Stat (1=MDIX) */
1049 PHY_M_PS_DOWNS_STAT
= 1<<5, /* Downshift Status (1=downsh.) */
1050 PHY_M_PS_ENDET_STAT
= 1<<4, /* Energy Detect Status (1=act) */
1051 PHY_M_PS_TX_P_EN
= 1<<3, /* Tx Pause Enabled */
1052 PHY_M_PS_RX_P_EN
= 1<<2, /* Rx Pause Enabled */
1053 PHY_M_PS_POL_REV
= 1<<1, /* Polarity Reversed */
1054 PHY_M_PS_JABBER
= 1<<0, /* Jabber */
1057 #define PHY_M_PS_PAUSE_MSK (PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)
1059 /* for 10/100 Fast Ethernet PHY (88E3082 only) */
1061 PHY_M_PS_DTE_DETECT
= 1<<15, /* Data Terminal Equipment (DTE) Detected */
1062 PHY_M_PS_RES_SPEED
= 1<<14, /* Resolved Speed (1=100 Mbps, 0=10 Mbps */
1066 PHY_M_IS_AN_ERROR
= 1<<15, /* Auto-Negotiation Error */
1067 PHY_M_IS_LSP_CHANGE
= 1<<14, /* Link Speed Changed */
1068 PHY_M_IS_DUP_CHANGE
= 1<<13, /* Duplex Mode Changed */
1069 PHY_M_IS_AN_PR
= 1<<12, /* Page Received */
1070 PHY_M_IS_AN_COMPL
= 1<<11, /* Auto-Negotiation Completed */
1071 PHY_M_IS_LST_CHANGE
= 1<<10, /* Link Status Changed */
1072 PHY_M_IS_SYMB_ERROR
= 1<<9, /* Symbol Error */
1073 PHY_M_IS_FALSE_CARR
= 1<<8, /* False Carrier */
1074 PHY_M_IS_FIFO_ERROR
= 1<<7, /* FIFO Overflow/Underrun Error */
1075 PHY_M_IS_MDI_CHANGE
= 1<<6, /* MDI Crossover Changed */
1076 PHY_M_IS_DOWNSH_DET
= 1<<5, /* Downshift Detected */
1077 PHY_M_IS_END_CHANGE
= 1<<4, /* Energy Detect Changed */
1079 PHY_M_IS_DTE_CHANGE
= 1<<2, /* DTE Power Det. Status Changed */
1080 PHY_M_IS_POL_CHANGE
= 1<<1, /* Polarity Changed */
1081 PHY_M_IS_JABBER
= 1<<0, /* Jabber */
1083 PHY_M_DEF_MSK
= PHY_M_IS_LSP_CHANGE
| PHY_M_IS_LST_CHANGE
1084 | PHY_M_IS_FIFO_ERROR
,
1085 PHY_M_AN_MSK
= PHY_M_IS_AN_ERROR
| PHY_M_IS_AN_COMPL
,
1089 /***** PHY_MARV_EXT_CTRL 16 bit r/w Ext. PHY Specific Ctrl *****/
1091 PHY_M_EC_ENA_BC_EXT
= 1<<15, /* Enable Block Carr. Ext. (88E1111 only) */
1092 PHY_M_EC_ENA_LIN_LB
= 1<<14, /* Enable Line Loopback (88E1111 only) */
1094 PHY_M_EC_DIS_LINK_P
= 1<<12, /* Disable Link Pulses (88E1111 only) */
1095 PHY_M_EC_M_DSC_MSK
= 3<<10, /* Bit 11..10: Master Downshift Counter */
1096 /* (88E1011 only) */
1097 PHY_M_EC_S_DSC_MSK
= 3<<8,/* Bit 9.. 8: Slave Downshift Counter */
1098 /* (88E1011 only) */
1099 PHY_M_EC_M_DSC_MSK2
= 7<<9,/* Bit 11.. 9: Master Downshift Counter */
1100 /* (88E1111 only) */
1101 PHY_M_EC_DOWN_S_ENA
= 1<<8, /* Downshift Enable (88E1111 only) */
1102 /* !!! Errata in spec. (1 = disable) */
1103 PHY_M_EC_RX_TIM_CT
= 1<<7, /* RGMII Rx Timing Control*/
1104 PHY_M_EC_MAC_S_MSK
= 7<<4,/* Bit 6.. 4: Def. MAC interface speed */
1105 PHY_M_EC_FIB_AN_ENA
= 1<<3, /* Fiber Auto-Neg. Enable (88E1011S only) */
1106 PHY_M_EC_DTE_D_ENA
= 1<<2, /* DTE Detect Enable (88E1111 only) */
1107 PHY_M_EC_TX_TIM_CT
= 1<<1, /* RGMII Tx Timing Control */
1108 PHY_M_EC_TRANS_DIS
= 1<<0, /* Transmitter Disable (88E1111 only) */};
1110 #define PHY_M_EC_M_DSC(x) ((x)<<10 & PHY_M_EC_M_DSC_MSK)
1111 /* 00=1x; 01=2x; 10=3x; 11=4x */
1112 #define PHY_M_EC_S_DSC(x) ((x)<<8 & PHY_M_EC_S_DSC_MSK)
1113 /* 00=dis; 01=1x; 10=2x; 11=3x */
1114 #define PHY_M_EC_DSC_2(x) ((x)<<9 & PHY_M_EC_M_DSC_MSK2)
1115 /* 000=1x; 001=2x; 010=3x; 011=4x */
1116 #define PHY_M_EC_MAC_S(x) ((x)<<4 & PHY_M_EC_MAC_S_MSK)
1117 /* 01X=0; 110=2.5; 111=25 (MHz) */
1119 /* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */
1121 PHY_M_PC_DIS_LINK_Pa
= 1<<15,/* Disable Link Pulses */
1122 PHY_M_PC_DSC_MSK
= 7<<12,/* Bit 14..12: Downshift Counter */
1123 PHY_M_PC_DOWN_S_ENA
= 1<<11,/* Downshift Enable */
1125 /* !!! Errata in spec. (1 = disable) */
1127 #define PHY_M_PC_DSC(x) (((x)<<12) & PHY_M_PC_DSC_MSK)
1128 /* 100=5x; 101=6x; 110=7x; 111=8x */
1130 MAC_TX_CLK_0_MHZ
= 2,
1131 MAC_TX_CLK_2_5_MHZ
= 6,
1132 MAC_TX_CLK_25_MHZ
= 7,
1135 /***** PHY_MARV_LED_CTRL 16 bit r/w LED Control Reg *****/
1137 PHY_M_LEDC_DIS_LED
= 1<<15, /* Disable LED */
1138 PHY_M_LEDC_PULS_MSK
= 7<<12,/* Bit 14..12: Pulse Stretch Mask */
1139 PHY_M_LEDC_F_INT
= 1<<11, /* Force Interrupt */
1140 PHY_M_LEDC_BL_R_MSK
= 7<<8,/* Bit 10.. 8: Blink Rate Mask */
1141 PHY_M_LEDC_DP_C_LSB
= 1<<7, /* Duplex Control (LSB, 88E1111 only) */
1142 PHY_M_LEDC_TX_C_LSB
= 1<<6, /* Tx Control (LSB, 88E1111 only) */
1143 PHY_M_LEDC_LK_C_MSK
= 7<<3,/* Bit 5.. 3: Link Control Mask */
1144 /* (88E1111 only) */
1148 PHY_M_LEDC_LINK_MSK
= 3<<3,/* Bit 4.. 3: Link Control Mask */
1149 /* (88E1011 only) */
1150 PHY_M_LEDC_DP_CTRL
= 1<<2, /* Duplex Control */
1151 PHY_M_LEDC_DP_C_MSB
= 1<<2, /* Duplex Control (MSB, 88E1111 only) */
1152 PHY_M_LEDC_RX_CTRL
= 1<<1, /* Rx Activity / Link */
1153 PHY_M_LEDC_TX_CTRL
= 1<<0, /* Tx Activity / Link */
1154 PHY_M_LEDC_TX_C_MSB
= 1<<0, /* Tx Control (MSB, 88E1111 only) */
1157 #define PHY_M_LED_PULS_DUR(x) (((x)<<12) & PHY_M_LEDC_PULS_MSK)
1159 /***** PHY_MARV_PHY_STAT (page 3)16 bit r/w Polarity Control Reg. *****/
1161 PHY_M_POLC_LS1M_MSK
= 0xf<<12, /* Bit 15..12: LOS,STAT1 Mix % Mask */
1162 PHY_M_POLC_IS0M_MSK
= 0xf<<8, /* Bit 11.. 8: INIT,STAT0 Mix % Mask */
1163 PHY_M_POLC_LOS_MSK
= 0x3<<6, /* Bit 7.. 6: LOS Pol. Ctrl. Mask */
1164 PHY_M_POLC_INIT_MSK
= 0x3<<4, /* Bit 5.. 4: INIT Pol. Ctrl. Mask */
1165 PHY_M_POLC_STA1_MSK
= 0x3<<2, /* Bit 3.. 2: STAT1 Pol. Ctrl. Mask */
1166 PHY_M_POLC_STA0_MSK
= 0x3, /* Bit 1.. 0: STAT0 Pol. Ctrl. Mask */
1169 #define PHY_M_POLC_LS1_P_MIX(x) (((x)<<12) & PHY_M_POLC_LS1M_MSK)
1170 #define PHY_M_POLC_IS0_P_MIX(x) (((x)<<8) & PHY_M_POLC_IS0M_MSK)
1171 #define PHY_M_POLC_LOS_CTRL(x) (((x)<<6) & PHY_M_POLC_LOS_MSK)
1172 #define PHY_M_POLC_INIT_CTRL(x) (((x)<<4) & PHY_M_POLC_INIT_MSK)
1173 #define PHY_M_POLC_STA1_CTRL(x) (((x)<<2) & PHY_M_POLC_STA1_MSK)
1174 #define PHY_M_POLC_STA0_CTRL(x) (((x)<<0) & PHY_M_POLC_STA0_MSK)
1177 PULS_NO_STR
= 0,/* no pulse stretching */
1178 PULS_21MS
= 1,/* 21 ms to 42 ms */
1179 PULS_42MS
= 2,/* 42 ms to 84 ms */
1180 PULS_84MS
= 3,/* 84 ms to 170 ms */
1181 PULS_170MS
= 4,/* 170 ms to 340 ms */
1182 PULS_340MS
= 5,/* 340 ms to 670 ms */
1183 PULS_670MS
= 6,/* 670 ms to 1.3 s */
1184 PULS_1300MS
= 7,/* 1.3 s to 2.7 s */
1187 #define PHY_M_LED_BLINK_RT(x) (((x)<<8) & PHY_M_LEDC_BL_R_MSK)
1190 BLINK_42MS
= 0,/* 42 ms */
1191 BLINK_84MS
= 1,/* 84 ms */
1192 BLINK_170MS
= 2,/* 170 ms */
1193 BLINK_340MS
= 3,/* 340 ms */
1194 BLINK_670MS
= 4,/* 670 ms */
1197 /***** PHY_MARV_LED_OVER 16 bit r/w Manual LED Override Reg *****/
1198 #define PHY_M_LED_MO_SGMII(x) ((x)<<14) /* Bit 15..14: SGMII AN Timer */
1199 /* Bit 13..12: reserved */
1200 #define PHY_M_LED_MO_DUP(x) ((x)<<10) /* Bit 11..10: Duplex */
1201 #define PHY_M_LED_MO_10(x) ((x)<<8) /* Bit 9.. 8: Link 10 */
1202 #define PHY_M_LED_MO_100(x) ((x)<<6) /* Bit 7.. 6: Link 100 */
1203 #define PHY_M_LED_MO_1000(x) ((x)<<4) /* Bit 5.. 4: Link 1000 */
1204 #define PHY_M_LED_MO_RX(x) ((x)<<2) /* Bit 3.. 2: Rx */
1205 #define PHY_M_LED_MO_TX(x) ((x)<<0) /* Bit 1.. 0: Tx */
1214 /***** PHY_MARV_EXT_CTRL_2 16 bit r/w Ext. PHY Specific Ctrl 2 *****/
1216 PHY_M_EC2_FI_IMPED
= 1<<6, /* Fiber Input Impedance */
1217 PHY_M_EC2_FO_IMPED
= 1<<5, /* Fiber Output Impedance */
1218 PHY_M_EC2_FO_M_CLK
= 1<<4, /* Fiber Mode Clock Enable */
1219 PHY_M_EC2_FO_BOOST
= 1<<3, /* Fiber Output Boost */
1220 PHY_M_EC2_FO_AM_MSK
= 7,/* Bit 2.. 0: Fiber Output Amplitude */
1223 /***** PHY_MARV_EXT_P_STAT 16 bit r/w Ext. PHY Specific Status *****/
1225 PHY_M_FC_AUTO_SEL
= 1<<15, /* Fiber/Copper Auto Sel. Dis. */
1226 PHY_M_FC_AN_REG_ACC
= 1<<14, /* Fiber/Copper AN Reg. Access */
1227 PHY_M_FC_RESOLUTION
= 1<<13, /* Fiber/Copper Resolution */
1228 PHY_M_SER_IF_AN_BP
= 1<<12, /* Ser. IF AN Bypass Enable */
1229 PHY_M_SER_IF_BP_ST
= 1<<11, /* Ser. IF AN Bypass Status */
1230 PHY_M_IRQ_POLARITY
= 1<<10, /* IRQ polarity */
1231 PHY_M_DIS_AUT_MED
= 1<<9, /* Disable Aut. Medium Reg. Selection */
1232 /* (88E1111 only) */
1234 PHY_M_UNDOC1
= 1<<7, /* undocumented bit !! */
1235 PHY_M_DTE_POW_STAT
= 1<<4, /* DTE Power Status (88E1111 only) */
1236 PHY_M_MODE_MASK
= 0xf, /* Bit 3.. 0: copy of HWCFG MODE[3:0] */
1239 /* for 10/100 Fast Ethernet PHY (88E3082 only) */
1240 /***** PHY_MARV_FE_LED_PAR 16 bit r/w LED Parallel Select Reg. *****/
1241 /* Bit 15..12: reserved (used internally) */
1243 PHY_M_FELP_LED2_MSK
= 0xf<<8, /* Bit 11.. 8: LED2 Mask (LINK) */
1244 PHY_M_FELP_LED1_MSK
= 0xf<<4, /* Bit 7.. 4: LED1 Mask (ACT) */
1245 PHY_M_FELP_LED0_MSK
= 0xf, /* Bit 3.. 0: LED0 Mask (SPEED) */
1248 #define PHY_M_FELP_LED2_CTRL(x) (((x)<<8) & PHY_M_FELP_LED2_MSK)
1249 #define PHY_M_FELP_LED1_CTRL(x) (((x)<<4) & PHY_M_FELP_LED1_MSK)
1250 #define PHY_M_FELP_LED0_CTRL(x) (((x)<<0) & PHY_M_FELP_LED0_MSK)
1253 LED_PAR_CTRL_COLX
= 0x00,
1254 LED_PAR_CTRL_ERROR
= 0x01,
1255 LED_PAR_CTRL_DUPLEX
= 0x02,
1256 LED_PAR_CTRL_DP_COL
= 0x03,
1257 LED_PAR_CTRL_SPEED
= 0x04,
1258 LED_PAR_CTRL_LINK
= 0x05,
1259 LED_PAR_CTRL_TX
= 0x06,
1260 LED_PAR_CTRL_RX
= 0x07,
1261 LED_PAR_CTRL_ACT
= 0x08,
1262 LED_PAR_CTRL_LNK_RX
= 0x09,
1263 LED_PAR_CTRL_LNK_AC
= 0x0a,
1264 LED_PAR_CTRL_ACT_BL
= 0x0b,
1265 LED_PAR_CTRL_TX_BL
= 0x0c,
1266 LED_PAR_CTRL_RX_BL
= 0x0d,
1267 LED_PAR_CTRL_COL_BL
= 0x0e,
1268 LED_PAR_CTRL_INACT
= 0x0f
1271 /*****,PHY_MARV_FE_SPEC_2 16 bit r/w Specific Control Reg. 2 *****/
1273 PHY_M_FESC_DIS_WAIT
= 1<<2, /* Disable TDR Waiting Period */
1274 PHY_M_FESC_ENA_MCLK
= 1<<1, /* Enable MAC Rx Clock in sleep mode */
1275 PHY_M_FESC_SEL_CL_A
= 1<<0, /* Select Class A driver (100B-TX) */
1278 /* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */
1279 /***** PHY_MARV_PHY_CTRL (page 2) 16 bit r/w MAC Specific Ctrl *****/
1281 PHY_M_MAC_MD_MSK
= 7<<7, /* Bit 9.. 7: Mode Select Mask */
1282 PHY_M_MAC_MD_AUTO
= 3,/* Auto Copper/1000Base-X */
1283 PHY_M_MAC_MD_COPPER
= 5,/* Copper only */
1284 PHY_M_MAC_MD_1000BX
= 7,/* 1000Base-X only */
1286 #define PHY_M_MAC_MODE_SEL(x) (((x)<<7) & PHY_M_MAC_MD_MSK)
1288 /***** PHY_MARV_PHY_CTRL (page 3) 16 bit r/w LED Control Reg. *****/
1290 PHY_M_LEDC_LOS_MSK
= 0xf<<12,/* Bit 15..12: LOS LED Ctrl. Mask */
1291 PHY_M_LEDC_INIT_MSK
= 0xf<<8, /* Bit 11.. 8: INIT LED Ctrl. Mask */
1292 PHY_M_LEDC_STA1_MSK
= 0xf<<4,/* Bit 7.. 4: STAT1 LED Ctrl. Mask */
1293 PHY_M_LEDC_STA0_MSK
= 0xf, /* Bit 3.. 0: STAT0 LED Ctrl. Mask */
1296 #define PHY_M_LEDC_LOS_CTRL(x) (((x)<<12) & PHY_M_LEDC_LOS_MSK)
1297 #define PHY_M_LEDC_INIT_CTRL(x) (((x)<<8) & PHY_M_LEDC_INIT_MSK)
1298 #define PHY_M_LEDC_STA1_CTRL(x) (((x)<<4) & PHY_M_LEDC_STA1_MSK)
1299 #define PHY_M_LEDC_STA0_CTRL(x) (((x)<<0) & PHY_M_LEDC_STA0_MSK)
1301 /* GMAC registers */
1302 /* Port Registers */
1304 GM_GP_STAT
= 0x0000, /* 16 bit r/o General Purpose Status */
1305 GM_GP_CTRL
= 0x0004, /* 16 bit r/w General Purpose Control */
1306 GM_TX_CTRL
= 0x0008, /* 16 bit r/w Transmit Control Reg. */
1307 GM_RX_CTRL
= 0x000c, /* 16 bit r/w Receive Control Reg. */
1308 GM_TX_FLOW_CTRL
= 0x0010, /* 16 bit r/w Transmit Flow-Control */
1309 GM_TX_PARAM
= 0x0014, /* 16 bit r/w Transmit Parameter Reg. */
1310 GM_SERIAL_MODE
= 0x0018, /* 16 bit r/w Serial Mode Register */
1311 /* Source Address Registers */
1312 GM_SRC_ADDR_1L
= 0x001c, /* 16 bit r/w Source Address 1 (low) */
1313 GM_SRC_ADDR_1M
= 0x0020, /* 16 bit r/w Source Address 1 (middle) */
1314 GM_SRC_ADDR_1H
= 0x0024, /* 16 bit r/w Source Address 1 (high) */
1315 GM_SRC_ADDR_2L
= 0x0028, /* 16 bit r/w Source Address 2 (low) */
1316 GM_SRC_ADDR_2M
= 0x002c, /* 16 bit r/w Source Address 2 (middle) */
1317 GM_SRC_ADDR_2H
= 0x0030, /* 16 bit r/w Source Address 2 (high) */
1319 /* Multicast Address Hash Registers */
1320 GM_MC_ADDR_H1
= 0x0034, /* 16 bit r/w Multicast Address Hash 1 */
1321 GM_MC_ADDR_H2
= 0x0038, /* 16 bit r/w Multicast Address Hash 2 */
1322 GM_MC_ADDR_H3
= 0x003c, /* 16 bit r/w Multicast Address Hash 3 */
1323 GM_MC_ADDR_H4
= 0x0040, /* 16 bit r/w Multicast Address Hash 4 */
1325 /* Interrupt Source Registers */
1326 GM_TX_IRQ_SRC
= 0x0044, /* 16 bit r/o Tx Overflow IRQ Source */
1327 GM_RX_IRQ_SRC
= 0x0048, /* 16 bit r/o Rx Overflow IRQ Source */
1328 GM_TR_IRQ_SRC
= 0x004c, /* 16 bit r/o Tx/Rx Over. IRQ Source */
1330 /* Interrupt Mask Registers */
1331 GM_TX_IRQ_MSK
= 0x0050, /* 16 bit r/w Tx Overflow IRQ Mask */
1332 GM_RX_IRQ_MSK
= 0x0054, /* 16 bit r/w Rx Overflow IRQ Mask */
1333 GM_TR_IRQ_MSK
= 0x0058, /* 16 bit r/w Tx/Rx Over. IRQ Mask */
1335 /* Serial Management Interface (SMI) Registers */
1336 GM_SMI_CTRL
= 0x0080, /* 16 bit r/w SMI Control Register */
1337 GM_SMI_DATA
= 0x0084, /* 16 bit r/w SMI Data Register */
1338 GM_PHY_ADDR
= 0x0088, /* 16 bit r/w GPHY Address Register */
1342 #define GM_MIB_CNT_BASE 0x0100 /* Base Address of MIB Counters */
1343 #define GM_MIB_CNT_SIZE 44 /* Number of MIB Counters */
1346 * MIB Counters base address definitions (low word) -
1347 * use offset 4 for access to high word (32 bit r/o)
1350 GM_RXF_UC_OK
= GM_MIB_CNT_BASE
+ 0, /* Unicast Frames Received OK */
1351 GM_RXF_BC_OK
= GM_MIB_CNT_BASE
+ 8, /* Broadcast Frames Received OK */
1352 GM_RXF_MPAUSE
= GM_MIB_CNT_BASE
+ 16, /* Pause MAC Ctrl Frames Received */
1353 GM_RXF_MC_OK
= GM_MIB_CNT_BASE
+ 24, /* Multicast Frames Received OK */
1354 GM_RXF_FCS_ERR
= GM_MIB_CNT_BASE
+ 32, /* Rx Frame Check Seq. Error */
1355 /* GM_MIB_CNT_BASE + 40: reserved */
1356 GM_RXO_OK_LO
= GM_MIB_CNT_BASE
+ 48, /* Octets Received OK Low */
1357 GM_RXO_OK_HI
= GM_MIB_CNT_BASE
+ 56, /* Octets Received OK High */
1358 GM_RXO_ERR_LO
= GM_MIB_CNT_BASE
+ 64, /* Octets Received Invalid Low */
1359 GM_RXO_ERR_HI
= GM_MIB_CNT_BASE
+ 72, /* Octets Received Invalid High */
1360 GM_RXF_SHT
= GM_MIB_CNT_BASE
+ 80, /* Frames <64 Byte Received OK */
1361 GM_RXE_FRAG
= GM_MIB_CNT_BASE
+ 88, /* Frames <64 Byte Received with FCS Err */
1362 GM_RXF_64B
= GM_MIB_CNT_BASE
+ 96, /* 64 Byte Rx Frame */
1363 GM_RXF_127B
= GM_MIB_CNT_BASE
+ 104, /* 65-127 Byte Rx Frame */
1364 GM_RXF_255B
= GM_MIB_CNT_BASE
+ 112, /* 128-255 Byte Rx Frame */
1365 GM_RXF_511B
= GM_MIB_CNT_BASE
+ 120, /* 256-511 Byte Rx Frame */
1366 GM_RXF_1023B
= GM_MIB_CNT_BASE
+ 128, /* 512-1023 Byte Rx Frame */
1367 GM_RXF_1518B
= GM_MIB_CNT_BASE
+ 136, /* 1024-1518 Byte Rx Frame */
1368 GM_RXF_MAX_SZ
= GM_MIB_CNT_BASE
+ 144, /* 1519-MaxSize Byte Rx Frame */
1369 GM_RXF_LNG_ERR
= GM_MIB_CNT_BASE
+ 152, /* Rx Frame too Long Error */
1370 GM_RXF_JAB_PKT
= GM_MIB_CNT_BASE
+ 160, /* Rx Jabber Packet Frame */
1371 /* GM_MIB_CNT_BASE + 168: reserved */
1372 GM_RXE_FIFO_OV
= GM_MIB_CNT_BASE
+ 176, /* Rx FIFO overflow Event */
1373 /* GM_MIB_CNT_BASE + 184: reserved */
1374 GM_TXF_UC_OK
= GM_MIB_CNT_BASE
+ 192, /* Unicast Frames Xmitted OK */
1375 GM_TXF_BC_OK
= GM_MIB_CNT_BASE
+ 200, /* Broadcast Frames Xmitted OK */
1376 GM_TXF_MPAUSE
= GM_MIB_CNT_BASE
+ 208, /* Pause MAC Ctrl Frames Xmitted */
1377 GM_TXF_MC_OK
= GM_MIB_CNT_BASE
+ 216, /* Multicast Frames Xmitted OK */
1378 GM_TXO_OK_LO
= GM_MIB_CNT_BASE
+ 224, /* Octets Transmitted OK Low */
1379 GM_TXO_OK_HI
= GM_MIB_CNT_BASE
+ 232, /* Octets Transmitted OK High */
1380 GM_TXF_64B
= GM_MIB_CNT_BASE
+ 240, /* 64 Byte Tx Frame */
1381 GM_TXF_127B
= GM_MIB_CNT_BASE
+ 248, /* 65-127 Byte Tx Frame */
1382 GM_TXF_255B
= GM_MIB_CNT_BASE
+ 256, /* 128-255 Byte Tx Frame */
1383 GM_TXF_511B
= GM_MIB_CNT_BASE
+ 264, /* 256-511 Byte Tx Frame */
1384 GM_TXF_1023B
= GM_MIB_CNT_BASE
+ 272, /* 512-1023 Byte Tx Frame */
1385 GM_TXF_1518B
= GM_MIB_CNT_BASE
+ 280, /* 1024-1518 Byte Tx Frame */
1386 GM_TXF_MAX_SZ
= GM_MIB_CNT_BASE
+ 288, /* 1519-MaxSize Byte Tx Frame */
1388 GM_TXF_COL
= GM_MIB_CNT_BASE
+ 304, /* Tx Collision */
1389 GM_TXF_LAT_COL
= GM_MIB_CNT_BASE
+ 312, /* Tx Late Collision */
1390 GM_TXF_ABO_COL
= GM_MIB_CNT_BASE
+ 320, /* Tx aborted due to Exces. Col. */
1391 GM_TXF_MUL_COL
= GM_MIB_CNT_BASE
+ 328, /* Tx Multiple Collision */
1392 GM_TXF_SNG_COL
= GM_MIB_CNT_BASE
+ 336, /* Tx Single Collision */
1393 GM_TXE_FIFO_UR
= GM_MIB_CNT_BASE
+ 344, /* Tx FIFO Underrun Event */
1396 /* GMAC Bit Definitions */
1397 /* GM_GP_STAT 16 bit r/o General Purpose Status Register */
1399 GM_GPSR_SPEED
= 1<<15, /* Bit 15: Port Speed (1 = 100 Mbps) */
1400 GM_GPSR_DUPLEX
= 1<<14, /* Bit 14: Duplex Mode (1 = Full) */
1401 GM_GPSR_FC_TX_DIS
= 1<<13, /* Bit 13: Tx Flow-Control Mode Disabled */
1402 GM_GPSR_LINK_UP
= 1<<12, /* Bit 12: Link Up Status */
1403 GM_GPSR_PAUSE
= 1<<11, /* Bit 11: Pause State */
1404 GM_GPSR_TX_ACTIVE
= 1<<10, /* Bit 10: Tx in Progress */
1405 GM_GPSR_EXC_COL
= 1<<9, /* Bit 9: Excessive Collisions Occured */
1406 GM_GPSR_LAT_COL
= 1<<8, /* Bit 8: Late Collisions Occured */
1408 GM_GPSR_PHY_ST_CH
= 1<<5, /* Bit 5: PHY Status Change */
1409 GM_GPSR_GIG_SPEED
= 1<<4, /* Bit 4: Gigabit Speed (1 = 1000 Mbps) */
1410 GM_GPSR_PART_MODE
= 1<<3, /* Bit 3: Partition mode */
1411 GM_GPSR_FC_RX_DIS
= 1<<2, /* Bit 2: Rx Flow-Control Mode Disabled */
1412 GM_GPSR_PROM_EN
= 1<<1, /* Bit 1: Promiscuous Mode Enabled */
1415 /* GM_GP_CTRL 16 bit r/w General Purpose Control Register */
1417 GM_GPCR_PROM_ENA
= 1<<14, /* Bit 14: Enable Promiscuous Mode */
1418 GM_GPCR_FC_TX_DIS
= 1<<13, /* Bit 13: Disable Tx Flow-Control Mode */
1419 GM_GPCR_TX_ENA
= 1<<12, /* Bit 12: Enable Transmit */
1420 GM_GPCR_RX_ENA
= 1<<11, /* Bit 11: Enable Receive */
1421 GM_GPCR_BURST_ENA
= 1<<10, /* Bit 10: Enable Burst Mode */
1422 GM_GPCR_LOOP_ENA
= 1<<9, /* Bit 9: Enable MAC Loopback Mode */
1423 GM_GPCR_PART_ENA
= 1<<8, /* Bit 8: Enable Partition Mode */
1424 GM_GPCR_GIGS_ENA
= 1<<7, /* Bit 7: Gigabit Speed (1000 Mbps) */
1425 GM_GPCR_FL_PASS
= 1<<6, /* Bit 6: Force Link Pass */
1426 GM_GPCR_DUP_FULL
= 1<<5, /* Bit 5: Full Duplex Mode */
1427 GM_GPCR_FC_RX_DIS
= 1<<4, /* Bit 4: Disable Rx Flow-Control Mode */
1428 GM_GPCR_SPEED_100
= 1<<3, /* Bit 3: Port Speed 100 Mbps */
1429 GM_GPCR_AU_DUP_DIS
= 1<<2, /* Bit 2: Disable Auto-Update Duplex */
1430 GM_GPCR_AU_FCT_DIS
= 1<<1, /* Bit 1: Disable Auto-Update Flow-C. */
1431 GM_GPCR_AU_SPD_DIS
= 1<<0, /* Bit 0: Disable Auto-Update Speed */
1434 #define GM_GPCR_SPEED_1000 (GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)
1435 #define GM_GPCR_AU_ALL_DIS (GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS|GM_GPCR_AU_SPD_DIS)
1437 /* GM_TX_CTRL 16 bit r/w Transmit Control Register */
1439 GM_TXCR_FORCE_JAM
= 1<<15, /* Bit 15: Force Jam / Flow-Control */
1440 GM_TXCR_CRC_DIS
= 1<<14, /* Bit 14: Disable insertion of CRC */
1441 GM_TXCR_PAD_DIS
= 1<<13, /* Bit 13: Disable padding of packets */
1442 GM_TXCR_COL_THR_MSK
= 1<<10, /* Bit 12..10: Collision Threshold */
1445 #define TX_COL_THR(x) (((x)<<10) & GM_TXCR_COL_THR_MSK)
1446 #define TX_COL_DEF 0x04
1448 /* GM_RX_CTRL 16 bit r/w Receive Control Register */
1450 GM_RXCR_UCF_ENA
= 1<<15, /* Bit 15: Enable Unicast filtering */
1451 GM_RXCR_MCF_ENA
= 1<<14, /* Bit 14: Enable Multicast filtering */
1452 GM_RXCR_CRC_DIS
= 1<<13, /* Bit 13: Remove 4-byte CRC */
1453 GM_RXCR_PASS_FC
= 1<<12, /* Bit 12: Pass FC packets to FIFO */
1456 /* GM_TX_PARAM 16 bit r/w Transmit Parameter Register */
1458 GM_TXPA_JAMLEN_MSK
= 0x03<<14, /* Bit 15..14: Jam Length */
1459 GM_TXPA_JAMIPG_MSK
= 0x1f<<9, /* Bit 13..9: Jam IPG */
1460 GM_TXPA_JAMDAT_MSK
= 0x1f<<4, /* Bit 8..4: IPG Jam to Data */
1461 GM_TXPA_BO_LIM_MSK
= 0x0f, /* Bit 3.. 0: Backoff Limit Mask */
1463 TX_JAM_LEN_DEF
= 0x03,
1464 TX_JAM_IPG_DEF
= 0x0b,
1465 TX_IPG_JAM_DEF
= 0x1c,
1466 TX_BOF_LIM_DEF
= 0x04,
1469 #define TX_JAM_LEN_VAL(x) (((x)<<14) & GM_TXPA_JAMLEN_MSK)
1470 #define TX_JAM_IPG_VAL(x) (((x)<<9) & GM_TXPA_JAMIPG_MSK)
1471 #define TX_IPG_JAM_DATA(x) (((x)<<4) & GM_TXPA_JAMDAT_MSK)
1472 #define TX_BACK_OFF_LIM(x) ((x) & GM_TXPA_BO_LIM_MSK)
1475 /* GM_SERIAL_MODE 16 bit r/w Serial Mode Register */
1477 GM_SMOD_DATABL_MSK
= 0x1f<<11, /* Bit 15..11: Data Blinder (r/o) */
1478 GM_SMOD_LIMIT_4
= 1<<10, /* Bit 10: 4 consecutive Tx trials */
1479 GM_SMOD_VLAN_ENA
= 1<<9, /* Bit 9: Enable VLAN (Max. Frame Len) */
1480 GM_SMOD_JUMBO_ENA
= 1<<8, /* Bit 8: Enable Jumbo (Max. Frame Len) */
1481 GM_SMOD_IPG_MSK
= 0x1f /* Bit 4..0: Inter-Packet Gap (IPG) */
1484 #define DATA_BLIND_VAL(x) (((x)<<11) & GM_SMOD_DATABL_MSK)
1485 #define DATA_BLIND_DEF 0x04
1487 #define IPG_DATA_VAL(x) (x & GM_SMOD_IPG_MSK)
1488 #define IPG_DATA_DEF 0x1e
1490 /* GM_SMI_CTRL 16 bit r/w SMI Control Register */
1492 GM_SMI_CT_PHY_A_MSK
= 0x1f<<11,/* Bit 15..11: PHY Device Address */
1493 GM_SMI_CT_REG_A_MSK
= 0x1f<<6,/* Bit 10.. 6: PHY Register Address */
1494 GM_SMI_CT_OP_RD
= 1<<5, /* Bit 5: OpCode Read (0=Write)*/
1495 GM_SMI_CT_RD_VAL
= 1<<4, /* Bit 4: Read Valid (Read completed) */
1496 GM_SMI_CT_BUSY
= 1<<3, /* Bit 3: Busy (Operation in progress) */
1499 #define GM_SMI_CT_PHY_AD(x) (((x)<<11) & GM_SMI_CT_PHY_A_MSK)
1500 #define GM_SMI_CT_REG_AD(x) (((x)<<6) & GM_SMI_CT_REG_A_MSK)
1502 /* GM_PHY_ADDR 16 bit r/w GPHY Address Register */
1504 GM_PAR_MIB_CLR
= 1<<5, /* Bit 5: Set MIB Clear Counter Mode */
1505 GM_PAR_MIB_TST
= 1<<4, /* Bit 4: MIB Load Counter (Test Mode) */
1508 /* Receive Frame Status Encoding */
1510 GMR_FS_LEN
= 0xffff<<16, /* Bit 31..16: Rx Frame Length */
1511 GMR_FS_VLAN
= 1<<13, /* VLAN Packet */
1512 GMR_FS_JABBER
= 1<<12, /* Jabber Packet */
1513 GMR_FS_UN_SIZE
= 1<<11, /* Undersize Packet */
1514 GMR_FS_MC
= 1<<10, /* Multicast Packet */
1515 GMR_FS_BC
= 1<<9, /* Broadcast Packet */
1516 GMR_FS_RX_OK
= 1<<8, /* Receive OK (Good Packet) */
1517 GMR_FS_GOOD_FC
= 1<<7, /* Good Flow-Control Packet */
1518 GMR_FS_BAD_FC
= 1<<6, /* Bad Flow-Control Packet */
1519 GMR_FS_MII_ERR
= 1<<5, /* MII Error */
1520 GMR_FS_LONG_ERR
= 1<<4, /* Too Long Packet */
1521 GMR_FS_FRAGMENT
= 1<<3, /* Fragment */
1523 GMR_FS_CRC_ERR
= 1<<1, /* CRC Error */
1524 GMR_FS_RX_FF_OV
= 1<<0, /* Rx FIFO Overflow */
1526 GMR_FS_ANY_ERR
= GMR_FS_RX_FF_OV
| GMR_FS_CRC_ERR
|
1527 GMR_FS_FRAGMENT
| GMR_FS_LONG_ERR
|
1528 GMR_FS_MII_ERR
| GMR_FS_BAD_FC
| GMR_FS_GOOD_FC
|
1529 GMR_FS_UN_SIZE
| GMR_FS_JABBER
,
1532 /* RX_GMF_CTRL_T 32 bit Rx GMAC FIFO Control/Test */
1534 RX_TRUNC_ON
= 1<<27, /* enable packet truncation */
1535 RX_TRUNC_OFF
= 1<<26, /* disable packet truncation */
1536 RX_VLAN_STRIP_ON
= 1<<25, /* enable VLAN stripping */
1537 RX_VLAN_STRIP_OFF
= 1<<24, /* disable VLAN stripping */
1539 GMF_WP_TST_ON
= 1<<14, /* Write Pointer Test On */
1540 GMF_WP_TST_OFF
= 1<<13, /* Write Pointer Test Off */
1541 GMF_WP_STEP
= 1<<12, /* Write Pointer Step/Increment */
1543 GMF_RP_TST_ON
= 1<<10, /* Read Pointer Test On */
1544 GMF_RP_TST_OFF
= 1<<9, /* Read Pointer Test Off */
1545 GMF_RP_STEP
= 1<<8, /* Read Pointer Step/Increment */
1546 GMF_RX_F_FL_ON
= 1<<7, /* Rx FIFO Flush Mode On */
1547 GMF_RX_F_FL_OFF
= 1<<6, /* Rx FIFO Flush Mode Off */
1548 GMF_CLI_RX_FO
= 1<<5, /* Clear IRQ Rx FIFO Overrun */
1549 GMF_CLI_RX_C
= 1<<4, /* Clear IRQ Rx Frame Complete */
1551 GMF_OPER_ON
= 1<<3, /* Operational Mode On */
1552 GMF_OPER_OFF
= 1<<2, /* Operational Mode Off */
1553 GMF_RST_CLR
= 1<<1, /* Clear GMAC FIFO Reset */
1554 GMF_RST_SET
= 1<<0, /* Set GMAC FIFO Reset */
1556 RX_GMF_FL_THR_DEF
= 0xa, /* flush threshold (default) */
1558 GMF_RX_CTRL_DEF
= GMF_OPER_ON
| GMF_RX_F_FL_ON
,
1562 /* TX_GMF_CTRL_T 32 bit Tx GMAC FIFO Control/Test */
1564 TX_STFW_DIS
= 1<<31,/* Disable Store & Forward (Yukon-EC Ultra) */
1565 TX_STFW_ENA
= 1<<30,/* Enable Store & Forward (Yukon-EC Ultra) */
1567 TX_VLAN_TAG_ON
= 1<<25,/* enable VLAN tagging */
1568 TX_VLAN_TAG_OFF
= 1<<24,/* disable VLAN tagging */
1570 GMF_WSP_TST_ON
= 1<<18,/* Write Shadow Pointer Test On */
1571 GMF_WSP_TST_OFF
= 1<<17,/* Write Shadow Pointer Test Off */
1572 GMF_WSP_STEP
= 1<<16,/* Write Shadow Pointer Step/Increment */
1574 GMF_CLI_TX_FU
= 1<<6, /* Clear IRQ Tx FIFO Underrun */
1575 GMF_CLI_TX_FC
= 1<<5, /* Clear IRQ Tx Frame Complete */
1576 GMF_CLI_TX_PE
= 1<<4, /* Clear IRQ Tx Parity Error */
1579 /* GMAC_TI_ST_CTRL 8 bit Time Stamp Timer Ctrl Reg (YUKON only) */
1581 GMT_ST_START
= 1<<2, /* Start Time Stamp Timer */
1582 GMT_ST_STOP
= 1<<1, /* Stop Time Stamp Timer */
1583 GMT_ST_CLR_IRQ
= 1<<0, /* Clear Time Stamp Timer IRQ */
1586 /* B28_Y2_ASF_STAT_CMD 32 bit ASF Status and Command Reg */
1588 Y2_ASF_OS_PRES
= 1<<4, /* ASF operation system present */
1589 Y2_ASF_RESET
= 1<<3, /* ASF system in reset state */
1590 Y2_ASF_RUNNING
= 1<<2, /* ASF system operational */
1591 Y2_ASF_CLR_HSTI
= 1<<1, /* Clear ASF IRQ */
1592 Y2_ASF_IRQ
= 1<<0, /* Issue an IRQ to ASF system */
1594 Y2_ASF_UC_STATE
= 3<<2, /* ASF uC State */
1595 Y2_ASF_CLK_HALT
= 0, /* ASF system clock stopped */
1598 /* B28_Y2_ASF_HOST_COM 32 bit ASF Host Communication Reg */
1600 Y2_ASF_CLR_ASFI
= 1<<1, /* Clear host IRQ */
1601 Y2_ASF_HOST_IRQ
= 1<<0, /* Issue an IRQ to HOST system */
1604 /* STAT_CTRL 32 bit Status BMU control register (Yukon-2 only) */
1606 SC_STAT_CLR_IRQ
= 1<<4, /* Status Burst IRQ clear */
1607 SC_STAT_OP_ON
= 1<<3, /* Operational Mode On */
1608 SC_STAT_OP_OFF
= 1<<2, /* Operational Mode Off */
1609 SC_STAT_RST_CLR
= 1<<1, /* Clear Status Unit Reset (Enable) */
1610 SC_STAT_RST_SET
= 1<<0, /* Set Status Unit Reset */
1613 /* GMAC_CTRL 32 bit GMAC Control Reg (YUKON only) */
1615 GMC_H_BURST_ON
= 1<<7, /* Half Duplex Burst Mode On */
1616 GMC_H_BURST_OFF
= 1<<6, /* Half Duplex Burst Mode Off */
1617 GMC_F_LOOPB_ON
= 1<<5, /* FIFO Loopback On */
1618 GMC_F_LOOPB_OFF
= 1<<4, /* FIFO Loopback Off */
1619 GMC_PAUSE_ON
= 1<<3, /* Pause On */
1620 GMC_PAUSE_OFF
= 1<<2, /* Pause Off */
1621 GMC_RST_CLR
= 1<<1, /* Clear GMAC Reset */
1622 GMC_RST_SET
= 1<<0, /* Set GMAC Reset */
1625 /* GPHY_CTRL 32 bit GPHY Control Reg (YUKON only) */
1627 GPC_SEL_BDT
= 1<<28, /* Select Bi-Dir. Transfer for MDC/MDIO */
1628 GPC_INT_POL_HI
= 1<<27, /* IRQ Polarity is Active HIGH */
1629 GPC_75_OHM
= 1<<26, /* Use 75 Ohm Termination instead of 50 */
1630 GPC_DIS_FC
= 1<<25, /* Disable Automatic Fiber/Copper Detection */
1631 GPC_DIS_SLEEP
= 1<<24, /* Disable Energy Detect */
1632 GPC_HWCFG_M_3
= 1<<23, /* HWCFG_MODE[3] */
1633 GPC_HWCFG_M_2
= 1<<22, /* HWCFG_MODE[2] */
1634 GPC_HWCFG_M_1
= 1<<21, /* HWCFG_MODE[1] */
1635 GPC_HWCFG_M_0
= 1<<20, /* HWCFG_MODE[0] */
1636 GPC_ANEG_0
= 1<<19, /* ANEG[0] */
1637 GPC_ENA_XC
= 1<<18, /* Enable MDI crossover */
1638 GPC_DIS_125
= 1<<17, /* Disable 125 MHz clock */
1639 GPC_ANEG_3
= 1<<16, /* ANEG[3] */
1640 GPC_ANEG_2
= 1<<15, /* ANEG[2] */
1641 GPC_ANEG_1
= 1<<14, /* ANEG[1] */
1642 GPC_ENA_PAUSE
= 1<<13, /* Enable Pause (SYM_OR_REM) */
1643 GPC_PHYADDR_4
= 1<<12, /* Bit 4 of Phy Addr */
1644 GPC_PHYADDR_3
= 1<<11, /* Bit 3 of Phy Addr */
1645 GPC_PHYADDR_2
= 1<<10, /* Bit 2 of Phy Addr */
1646 GPC_PHYADDR_1
= 1<<9, /* Bit 1 of Phy Addr */
1647 GPC_PHYADDR_0
= 1<<8, /* Bit 0 of Phy Addr */
1648 /* Bits 7..2: reserved */
1649 GPC_RST_CLR
= 1<<1, /* Clear GPHY Reset */
1650 GPC_RST_SET
= 1<<0, /* Set GPHY Reset */
1653 /* GMAC_IRQ_SRC 8 bit GMAC Interrupt Source Reg (YUKON only) */
1654 /* GMAC_IRQ_MSK 8 bit GMAC Interrupt Mask Reg (YUKON only) */
1656 GM_IS_TX_CO_OV
= 1<<5, /* Transmit Counter Overflow IRQ */
1657 GM_IS_RX_CO_OV
= 1<<4, /* Receive Counter Overflow IRQ */
1658 GM_IS_TX_FF_UR
= 1<<3, /* Transmit FIFO Underrun */
1659 GM_IS_TX_COMPL
= 1<<2, /* Frame Transmission Complete */
1660 GM_IS_RX_FF_OR
= 1<<1, /* Receive FIFO Overrun */
1661 GM_IS_RX_COMPL
= 1<<0, /* Frame Reception Complete */
1663 #define GMAC_DEF_MSK GM_IS_TX_FF_UR
1665 /* GMAC_LINK_CTRL 16 bit GMAC Link Control Reg (YUKON only) */
1666 /* Bits 15.. 2: reserved */
1667 GMLC_RST_CLR
= 1<<1, /* Clear GMAC Link Reset */
1668 GMLC_RST_SET
= 1<<0, /* Set GMAC Link Reset */
1671 /* WOL_CTRL_STAT 16 bit WOL Control/Status Reg */
1672 WOL_CTL_LINK_CHG_OCC
= 1<<15,
1673 WOL_CTL_MAGIC_PKT_OCC
= 1<<14,
1674 WOL_CTL_PATTERN_OCC
= 1<<13,
1675 WOL_CTL_CLEAR_RESULT
= 1<<12,
1676 WOL_CTL_ENA_PME_ON_LINK_CHG
= 1<<11,
1677 WOL_CTL_DIS_PME_ON_LINK_CHG
= 1<<10,
1678 WOL_CTL_ENA_PME_ON_MAGIC_PKT
= 1<<9,
1679 WOL_CTL_DIS_PME_ON_MAGIC_PKT
= 1<<8,
1680 WOL_CTL_ENA_PME_ON_PATTERN
= 1<<7,
1681 WOL_CTL_DIS_PME_ON_PATTERN
= 1<<6,
1682 WOL_CTL_ENA_LINK_CHG_UNIT
= 1<<5,
1683 WOL_CTL_DIS_LINK_CHG_UNIT
= 1<<4,
1684 WOL_CTL_ENA_MAGIC_PKT_UNIT
= 1<<3,
1685 WOL_CTL_DIS_MAGIC_PKT_UNIT
= 1<<2,
1686 WOL_CTL_ENA_PATTERN_UNIT
= 1<<1,
1687 WOL_CTL_DIS_PATTERN_UNIT
= 1<<0,
1690 #define WOL_CTL_DEFAULT \
1691 (WOL_CTL_DIS_PME_ON_LINK_CHG | \
1692 WOL_CTL_DIS_PME_ON_PATTERN | \
1693 WOL_CTL_DIS_PME_ON_MAGIC_PKT | \
1694 WOL_CTL_DIS_LINK_CHG_UNIT | \
1695 WOL_CTL_DIS_PATTERN_UNIT | \
1696 WOL_CTL_DIS_MAGIC_PKT_UNIT)
1698 /* WOL_MATCH_CTL 8 bit WOL Match Control Reg */
1699 #define WOL_CTL_PATT_ENA(x) (1 << (x))
1720 OP_TCPCHKSUM
= OP_TCPSTART
,
1721 OP_TCPIS
= OP_TCPINIT
| OP_TCPSTART
,
1722 OP_TCPLW
= OP_TCPLCK
| OP_TCPWRITE
,
1723 OP_TCPLSW
= OP_TCPLCK
| OP_TCPSTART
| OP_TCPWRITE
,
1724 OP_TCPLISW
= OP_TCPLCK
| OP_TCPINIT
| OP_TCPSTART
| OP_TCPWRITE
,
1728 OP_ADDR64VLAN
= OP_ADDR64
| OP_VLAN
,
1730 OP_LRGLENVLAN
= OP_LRGLEN
| OP_VLAN
,
1733 OP_LARGESEND
= 0x43,
1735 /* YUKON-2 STATUS opcodes defines */
1737 OP_RXTIMESTAMP
= 0x61,
1740 OP_RXCHKSVLAN
= OP_RXCHKS
| OP_RXVLAN
,
1741 OP_RXTIMEVLAN
= OP_RXTIMESTAMP
| OP_RXVLAN
,
1743 OP_TXINDEXLE
= 0x68,
1746 /* Yukon 2 hardware interface
1747 * Not tested on big endian
1755 } csum
__attribute((packed
));
1759 } tso
__attribute((packed
));
1761 __le16 length
; /* also vlan tag or checksum start */
1764 } __attribute((packed
));
1771 } __attribute((packed
));;
1773 struct sky2_status_le
{
1774 __le32 status
; /* also checksum */
1775 __le16 length
; /* also vlan tag */
1778 } __attribute((packed
));
1781 struct sk_buff
*skb
;
1789 struct net_device
*netdev
;
1793 struct ring_info
*tx_ring
;
1794 struct sky2_tx_le
*tx_le
;
1797 u16 tx_cons
; /* next le to check */
1798 u16 tx_prod
; /* next le to use */
1803 struct ring_info
*rx_ring
;
1804 struct sky2_rx_le
*rx_le
;
1806 u16 rx_next
; /* next re to check */
1807 u16 rx_put
; /* next le index to use */
1810 #ifdef SKY2_VLAN_TAG_USED
1812 struct vlan_group
*vlgrp
;
1815 dma_addr_t rx_le_map
;
1816 dma_addr_t tx_le_map
;
1817 u32 advertising
; /* ADVERTISED_ bits */
1818 u16 speed
; /* SPEED_1000, SPEED_100, ... */
1819 u8 autoneg
; /* AUTONEG_ENABLE, AUTONEG_DISABLE */
1820 u8 duplex
; /* DUPLEX_HALF, DUPLEX_FULL */
1826 struct tasklet_struct phy_task
;
1827 struct net_device_stats net_stats
;
1832 struct pci_dev
*pdev
;
1834 struct net_device
*dev
[2];
1842 struct sky2_status_le
*st_le
;
1846 spinlock_t phy_lock
;
1849 /* Register accessor for memory mapped device */
1850 static inline u32
sky2_read32(const struct sky2_hw
*hw
, unsigned reg
)
1852 return readl(hw
->regs
+ reg
);
1855 static inline u16
sky2_read16(const struct sky2_hw
*hw
, unsigned reg
)
1857 return readw(hw
->regs
+ reg
);
1860 static inline u8
sky2_read8(const struct sky2_hw
*hw
, unsigned reg
)
1862 return readb(hw
->regs
+ reg
);
1865 /* This should probably go away, bus based tweeks suck */
1866 static inline int is_pciex(const struct sky2_hw
*hw
)
1869 pci_read_config_dword(hw
->pdev
, PCI_DEV_STATUS
, &status
);
1870 return (status
& PCI_OS_PCI_X
) == 0;
1873 static inline void sky2_write32(const struct sky2_hw
*hw
, unsigned reg
, u32 val
)
1875 writel(val
, hw
->regs
+ reg
);
1878 static inline void sky2_write16(const struct sky2_hw
*hw
, unsigned reg
, u16 val
)
1880 writew(val
, hw
->regs
+ reg
);
1883 static inline void sky2_write8(const struct sky2_hw
*hw
, unsigned reg
, u8 val
)
1885 writeb(val
, hw
->regs
+ reg
);
1888 /* Yukon PHY related registers */
1889 #define SK_GMAC_REG(port,reg) \
1890 (BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))
1891 #define GM_PHY_RETRIES 100
1893 static inline u16
gma_read16(const struct sky2_hw
*hw
, unsigned port
, unsigned reg
)
1895 return sky2_read16(hw
, SK_GMAC_REG(port
,reg
));
1898 static inline u32
gma_read32(struct sky2_hw
*hw
, unsigned port
, unsigned reg
)
1900 unsigned base
= SK_GMAC_REG(port
, reg
);
1901 return (u32
) sky2_read16(hw
, base
)
1902 | (u32
) sky2_read16(hw
, base
+4) << 16;
1905 static inline void gma_write16(const struct sky2_hw
*hw
, unsigned port
, int r
, u16 v
)
1907 sky2_write16(hw
, SK_GMAC_REG(port
,r
), v
);
1910 static inline void gma_set_addr(struct sky2_hw
*hw
, unsigned port
, unsigned reg
,
1913 gma_write16(hw
, port
, reg
, (u16
) addr
[0] | ((u16
) addr
[1] << 8));
1914 gma_write16(hw
, port
, reg
+4,(u16
) addr
[2] | ((u16
) addr
[3] << 8));
1915 gma_write16(hw
, port
, reg
+8,(u16
) addr
[4] | ((u16
) addr
[5] << 8));