?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
sky2: remove unneede workaround
[linux-2.6/mini2440.git] / drivers / net / jme.c
blob08b34051c646d6e4028bb30847ad793c84aedd00
1 /*
2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
3 *
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
6 *
7 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 *
22 */
23
24 #include <linux/module.h>
25 #include <linux/kernel.h>
26 #include <linux/pci.h>
27 #include <linux/netdevice.h>
28 #include <linux/etherdevice.h>
29 #include <linux/ethtool.h>
30 #include <linux/mii.h>
31 #include <linux/crc32.h>
32 #include <linux/delay.h>
33 #include <linux/spinlock.h>
34 #include <linux/in.h>
35 #include <linux/ip.h>
36 #include <linux/ipv6.h>
37 #include <linux/tcp.h>
38 #include <linux/udp.h>
39 #include <linux/if_vlan.h>
40 #include <net/ip6_checksum.h>
41 #include "jme.h"
42
43 static int force_pseudohp = -1;
44 static int no_pseudohp = -1;
45 static int no_extplug = -1;
46 module_param(force_pseudohp, int, 0);
47 MODULE_PARM_DESC(force_pseudohp,
48 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
49 module_param(no_pseudohp, int, 0);
50 MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
51 module_param(no_extplug, int, 0);
52 MODULE_PARM_DESC(no_extplug,
53 "Do not use external plug signal for pseudo hot-plug.");
54
55 static int
56 jme_mdio_read(struct net_device *netdev, int phy, int reg)
57 {
58 struct jme_adapter *jme = netdev_priv(netdev);
59 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
60
61 read_again:
62 jwrite32(jme, JME_SMI, SMI_OP_REQ |
63 smi_phy_addr(phy) |
64 smi_reg_addr(reg));
65
66 wmb();
67 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
68 udelay(20);
69 val = jread32(jme, JME_SMI);
70 if ((val & SMI_OP_REQ) == 0)
71 break;
72 }
73
74 if (i == 0) {
75 jeprintk(jme->pdev, "phy(%d) read timeout : %d\n", phy, reg);
76 return 0;
77 }
78
79 if (again--)
80 goto read_again;
81
82 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
83 }
84
85 static void
86 jme_mdio_write(struct net_device *netdev,
87 int phy, int reg, int val)
88 {
89 struct jme_adapter *jme = netdev_priv(netdev);
90 int i;
91
92 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
93 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
94 smi_phy_addr(phy) | smi_reg_addr(reg));
95
96 wmb();
97 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
98 udelay(20);
99 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
100 break;
101 }
102
103 if (i == 0)
104 jeprintk(jme->pdev, "phy(%d) write timeout : %d\n", phy, reg);
105
106 return;
107 }
108
109 static inline void
110 jme_reset_phy_processor(struct jme_adapter *jme)
111 {
112 u32 val;
113
114 jme_mdio_write(jme->dev,
115 jme->mii_if.phy_id,
116 MII_ADVERTISE, ADVERTISE_ALL |
117 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
118
119 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
120 jme_mdio_write(jme->dev,
121 jme->mii_if.phy_id,
122 MII_CTRL1000,
123 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
124
125 val = jme_mdio_read(jme->dev,
126 jme->mii_if.phy_id,
127 MII_BMCR);
128
129 jme_mdio_write(jme->dev,
130 jme->mii_if.phy_id,
131 MII_BMCR, val | BMCR_RESET);
132
133 return;
134 }
135
136 static void
137 jme_setup_wakeup_frame(struct jme_adapter *jme,
138 u32 *mask, u32 crc, int fnr)
139 {
140 int i;
141
142 /*
143 * Setup CRC pattern
144 */
145 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
146 wmb();
147 jwrite32(jme, JME_WFODP, crc);
148 wmb();
149
150 /*
151 * Setup Mask
152 */
153 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
154 jwrite32(jme, JME_WFOI,
155 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
156 (fnr & WFOI_FRAME_SEL));
157 wmb();
158 jwrite32(jme, JME_WFODP, mask[i]);
159 wmb();
160 }
161 }
162
163 static inline void
164 jme_reset_mac_processor(struct jme_adapter *jme)
165 {
166 u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
167 u32 crc = 0xCDCDCDCD;
168 u32 gpreg0;
169 int i;
170
171 jwrite32(jme, JME_GHC, jme->reg_ghc | GHC_SWRST);
172 udelay(2);
173 jwrite32(jme, JME_GHC, jme->reg_ghc);
174
175 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
176 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
177 jwrite32(jme, JME_RXQDC, 0x00000000);
178 jwrite32(jme, JME_RXNDA, 0x00000000);
179 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
180 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
181 jwrite32(jme, JME_TXQDC, 0x00000000);
182 jwrite32(jme, JME_TXNDA, 0x00000000);
183
184 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
185 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
186 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
187 jme_setup_wakeup_frame(jme, mask, crc, i);
188 if (jme->fpgaver)
189 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
190 else
191 gpreg0 = GPREG0_DEFAULT;
192 jwrite32(jme, JME_GPREG0, gpreg0);
193 jwrite32(jme, JME_GPREG1, GPREG1_DEFAULT);
194 }
195
196 static inline void
197 jme_reset_ghc_speed(struct jme_adapter *jme)
198 {
199 jme->reg_ghc &= ~(GHC_SPEED_1000M | GHC_DPX);
200 jwrite32(jme, JME_GHC, jme->reg_ghc);
201 }
202
203 static inline void
204 jme_clear_pm(struct jme_adapter *jme)
205 {
206 jwrite32(jme, JME_PMCS, 0xFFFF0000 | jme->reg_pmcs);
207 pci_set_power_state(jme->pdev, PCI_D0);
208 pci_enable_wake(jme->pdev, PCI_D0, false);
209 }
210
211 static int
212 jme_reload_eeprom(struct jme_adapter *jme)
213 {
214 u32 val;
215 int i;
216
217 val = jread32(jme, JME_SMBCSR);
218
219 if (val & SMBCSR_EEPROMD) {
220 val |= SMBCSR_CNACK;
221 jwrite32(jme, JME_SMBCSR, val);
222 val |= SMBCSR_RELOAD;
223 jwrite32(jme, JME_SMBCSR, val);
224 mdelay(12);
225
226 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
227 mdelay(1);
228 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
229 break;
230 }
231
232 if (i == 0) {
233 jeprintk(jme->pdev, "eeprom reload timeout\n");
234 return -EIO;
235 }
236 }
237
238 return 0;
239 }
240
241 static void
242 jme_load_macaddr(struct net_device *netdev)
243 {
244 struct jme_adapter *jme = netdev_priv(netdev);
245 unsigned char macaddr[6];
246 u32 val;
247
248 spin_lock_bh(&jme->macaddr_lock);
249 val = jread32(jme, JME_RXUMA_LO);
250 macaddr[0] = (val >> 0) & 0xFF;
251 macaddr[1] = (val >> 8) & 0xFF;
252 macaddr[2] = (val >> 16) & 0xFF;
253 macaddr[3] = (val >> 24) & 0xFF;
254 val = jread32(jme, JME_RXUMA_HI);
255 macaddr[4] = (val >> 0) & 0xFF;
256 macaddr[5] = (val >> 8) & 0xFF;
257 memcpy(netdev->dev_addr, macaddr, 6);
258 spin_unlock_bh(&jme->macaddr_lock);
259 }
260
261 static inline void
262 jme_set_rx_pcc(struct jme_adapter *jme, int p)
263 {
264 switch (p) {
265 case PCC_OFF:
266 jwrite32(jme, JME_PCCRX0,
267 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
268 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
269 break;
270 case PCC_P1:
271 jwrite32(jme, JME_PCCRX0,
272 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
273 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
274 break;
275 case PCC_P2:
276 jwrite32(jme, JME_PCCRX0,
277 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
278 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
279 break;
280 case PCC_P3:
281 jwrite32(jme, JME_PCCRX0,
282 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
283 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
284 break;
285 default:
286 break;
287 }
288 wmb();
289
290 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
291 msg_rx_status(jme, "Switched to PCC_P%d\n", p);
292 }
293
294 static void
295 jme_start_irq(struct jme_adapter *jme)
296 {
297 register struct dynpcc_info *dpi = &(jme->dpi);
298
299 jme_set_rx_pcc(jme, PCC_P1);
300 dpi->cur = PCC_P1;
301 dpi->attempt = PCC_P1;
302 dpi->cnt = 0;
303
304 jwrite32(jme, JME_PCCTX,
305 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
306 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
307 PCCTXQ0_EN
308 );
309
310 /*
311 * Enable Interrupts
312 */
313 jwrite32(jme, JME_IENS, INTR_ENABLE);
314 }
315
316 static inline void
317 jme_stop_irq(struct jme_adapter *jme)
318 {
319 /*
320 * Disable Interrupts
321 */
322 jwrite32f(jme, JME_IENC, INTR_ENABLE);
323 }
324
325 static inline void
326 jme_enable_shadow(struct jme_adapter *jme)
327 {
328 jwrite32(jme,
329 JME_SHBA_LO,
330 ((u32)jme->shadow_dma & ~((u32)0x1F)) | SHBA_POSTEN);
331 }
332
333 static inline void
334 jme_disable_shadow(struct jme_adapter *jme)
335 {
336 jwrite32(jme, JME_SHBA_LO, 0x0);
337 }
338
339 static u32
340 jme_linkstat_from_phy(struct jme_adapter *jme)
341 {
342 u32 phylink, bmsr;
343
344 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
345 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
346 if (bmsr & BMSR_ANCOMP)
347 phylink |= PHY_LINK_AUTONEG_COMPLETE;
348
349 return phylink;
350 }
351
352 static inline void
353 jme_set_phyfifoa(struct jme_adapter *jme)
354 {
355 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
356 }
357
358 static inline void
359 jme_set_phyfifob(struct jme_adapter *jme)
360 {
361 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
362 }
363
364 static int
365 jme_check_link(struct net_device *netdev, int testonly)
366 {
367 struct jme_adapter *jme = netdev_priv(netdev);
368 u32 phylink, ghc, cnt = JME_SPDRSV_TIMEOUT, bmcr, gpreg1;
369 char linkmsg[64];
370 int rc = 0;
371
372 linkmsg[0] = '\0';
373
374 if (jme->fpgaver)
375 phylink = jme_linkstat_from_phy(jme);
376 else
377 phylink = jread32(jme, JME_PHY_LINK);
378
379 if (phylink & PHY_LINK_UP) {
380 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
381 /*
382 * If we did not enable AN
383 * Speed/Duplex Info should be obtained from SMI
384 */
385 phylink = PHY_LINK_UP;
386
387 bmcr = jme_mdio_read(jme->dev,
388 jme->mii_if.phy_id,
389 MII_BMCR);
390
391 phylink |= ((bmcr & BMCR_SPEED1000) &&
392 (bmcr & BMCR_SPEED100) == 0) ?
393 PHY_LINK_SPEED_1000M :
394 (bmcr & BMCR_SPEED100) ?
395 PHY_LINK_SPEED_100M :
396 PHY_LINK_SPEED_10M;
397
398 phylink |= (bmcr & BMCR_FULLDPLX) ?
399 PHY_LINK_DUPLEX : 0;
400
401 strcat(linkmsg, "Forced: ");
402 } else {
403 /*
404 * Keep polling for speed/duplex resolve complete
405 */
406 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
407 --cnt) {
408
409 udelay(1);
410
411 if (jme->fpgaver)
412 phylink = jme_linkstat_from_phy(jme);
413 else
414 phylink = jread32(jme, JME_PHY_LINK);
415 }
416 if (!cnt)
417 jeprintk(jme->pdev,
418 "Waiting speed resolve timeout.\n");
419
420 strcat(linkmsg, "ANed: ");
421 }
422
423 if (jme->phylink == phylink) {
424 rc = 1;
425 goto out;
426 }
427 if (testonly)
428 goto out;
429
430 jme->phylink = phylink;
431
432 ghc = jme->reg_ghc & ~(GHC_SPEED_10M |
433 GHC_SPEED_100M |
434 GHC_SPEED_1000M |
435 GHC_DPX);
436 switch (phylink & PHY_LINK_SPEED_MASK) {
437 case PHY_LINK_SPEED_10M:
438 ghc |= GHC_SPEED_10M |
439 GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
440 strcat(linkmsg, "10 Mbps, ");
441 break;
442 case PHY_LINK_SPEED_100M:
443 ghc |= GHC_SPEED_100M |
444 GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
445 strcat(linkmsg, "100 Mbps, ");
446 break;
447 case PHY_LINK_SPEED_1000M:
448 ghc |= GHC_SPEED_1000M |
449 GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
450 strcat(linkmsg, "1000 Mbps, ");
451 break;
452 default:
453 break;
454 }
455
456 if (phylink & PHY_LINK_DUPLEX) {
457 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
458 ghc |= GHC_DPX;
459 } else {
460 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
461 TXMCS_BACKOFF |
462 TXMCS_CARRIERSENSE |
463 TXMCS_COLLISION);
464 jwrite32(jme, JME_TXTRHD, TXTRHD_TXPEN |
465 ((0x2000 << TXTRHD_TXP_SHIFT) & TXTRHD_TXP) |
466 TXTRHD_TXREN |
467 ((8 << TXTRHD_TXRL_SHIFT) & TXTRHD_TXRL));
468 }
469
470 gpreg1 = GPREG1_DEFAULT;
471 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
472 if (!(phylink & PHY_LINK_DUPLEX))
473 gpreg1 |= GPREG1_HALFMODEPATCH;
474 switch (phylink & PHY_LINK_SPEED_MASK) {
475 case PHY_LINK_SPEED_10M:
476 jme_set_phyfifoa(jme);
477 gpreg1 |= GPREG1_RSSPATCH;
478 break;
479 case PHY_LINK_SPEED_100M:
480 jme_set_phyfifob(jme);
481 gpreg1 |= GPREG1_RSSPATCH;
482 break;
483 case PHY_LINK_SPEED_1000M:
484 jme_set_phyfifoa(jme);
485 break;
486 default:
487 break;
488 }
489 }
490
491 jwrite32(jme, JME_GPREG1, gpreg1);
492 jwrite32(jme, JME_GHC, ghc);
493 jme->reg_ghc = ghc;
494
495 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
496 "Full-Duplex, " :
497 "Half-Duplex, ");
498 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
499 "MDI-X" :
500 "MDI");
501 msg_link(jme, "Link is up at %s.\n", linkmsg);
502 netif_carrier_on(netdev);
503 } else {
504 if (testonly)
505 goto out;
506
507 msg_link(jme, "Link is down.\n");
508 jme->phylink = 0;
509 netif_carrier_off(netdev);
510 }
511
512 out:
513 return rc;
514 }
515
516 static int
517 jme_setup_tx_resources(struct jme_adapter *jme)
518 {
519 struct jme_ring *txring = &(jme->txring[0]);
520
521 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
522 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
523 &(txring->dmaalloc),
524 GFP_ATOMIC);
525
526 if (!txring->alloc) {
527 txring->desc = NULL;
528 txring->dmaalloc = 0;
529 txring->dma = 0;
530 return -ENOMEM;
531 }
532
533 /*
534 * 16 Bytes align
535 */
536 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
537 RING_DESC_ALIGN);
538 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
539 txring->next_to_use = 0;
540 atomic_set(&txring->next_to_clean, 0);
541 atomic_set(&txring->nr_free, jme->tx_ring_size);
542
543 /*
544 * Initialize Transmit Descriptors
545 */
546 memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
547 memset(txring->bufinf, 0,
548 sizeof(struct jme_buffer_info) * jme->tx_ring_size);
549
550 return 0;
551 }
552
553 static void
554 jme_free_tx_resources(struct jme_adapter *jme)
555 {
556 int i;
557 struct jme_ring *txring = &(jme->txring[0]);
558 struct jme_buffer_info *txbi = txring->bufinf;
559
560 if (txring->alloc) {
561 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
562 txbi = txring->bufinf + i;
563 if (txbi->skb) {
564 dev_kfree_skb(txbi->skb);
565 txbi->skb = NULL;
566 }
567 txbi->mapping = 0;
568 txbi->len = 0;
569 txbi->nr_desc = 0;
570 txbi->start_xmit = 0;
571 }
572
573 dma_free_coherent(&(jme->pdev->dev),
574 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
575 txring->alloc,
576 txring->dmaalloc);
577
578 txring->alloc = NULL;
579 txring->desc = NULL;
580 txring->dmaalloc = 0;
581 txring->dma = 0;
582 }
583 txring->next_to_use = 0;
584 atomic_set(&txring->next_to_clean, 0);
585 atomic_set(&txring->nr_free, 0);
586
587 }
588
589 static inline void
590 jme_enable_tx_engine(struct jme_adapter *jme)
591 {
592 /*
593 * Select Queue 0
594 */
595 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
596 wmb();
597
598 /*
599 * Setup TX Queue 0 DMA Bass Address
600 */
601 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
602 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
603 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
604
605 /*
606 * Setup TX Descptor Count
607 */
608 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
609
610 /*
611 * Enable TX Engine
612 */
613 wmb();
614 jwrite32(jme, JME_TXCS, jme->reg_txcs |
615 TXCS_SELECT_QUEUE0 |
616 TXCS_ENABLE);
617
618 }
619
620 static inline void
621 jme_restart_tx_engine(struct jme_adapter *jme)
622 {
623 /*
624 * Restart TX Engine
625 */
626 jwrite32(jme, JME_TXCS, jme->reg_txcs |
627 TXCS_SELECT_QUEUE0 |
628 TXCS_ENABLE);
629 }
630
631 static inline void
632 jme_disable_tx_engine(struct jme_adapter *jme)
633 {
634 int i;
635 u32 val;
636
637 /*
638 * Disable TX Engine
639 */
640 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
641 wmb();
642
643 val = jread32(jme, JME_TXCS);
644 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
645 mdelay(1);
646 val = jread32(jme, JME_TXCS);
647 rmb();
648 }
649
650 if (!i)
651 jeprintk(jme->pdev, "Disable TX engine timeout.\n");
652 }
653
654 static void
655 jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
656 {
657 struct jme_ring *rxring = jme->rxring;
658 register struct rxdesc *rxdesc = rxring->desc;
659 struct jme_buffer_info *rxbi = rxring->bufinf;
660 rxdesc += i;
661 rxbi += i;
662
663 rxdesc->dw[0] = 0;
664 rxdesc->dw[1] = 0;
665 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
666 rxdesc->desc1.bufaddrl = cpu_to_le32(
667 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
668 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
669 if (jme->dev->features & NETIF_F_HIGHDMA)
670 rxdesc->desc1.flags = RXFLAG_64BIT;
671 wmb();
672 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
673 }
674
675 static int
676 jme_make_new_rx_buf(struct jme_adapter *jme, int i)
677 {
678 struct jme_ring *rxring = &(jme->rxring[0]);
679 struct jme_buffer_info *rxbi = rxring->bufinf + i;
680 struct sk_buff *skb;
681
682 skb = netdev_alloc_skb(jme->dev,
683 jme->dev->mtu + RX_EXTRA_LEN);
684 if (unlikely(!skb))
685 return -ENOMEM;
686
687 rxbi->skb = skb;
688 rxbi->len = skb_tailroom(skb);
689 rxbi->mapping = pci_map_page(jme->pdev,
690 virt_to_page(skb->data),
691 offset_in_page(skb->data),
692 rxbi->len,
693 PCI_DMA_FROMDEVICE);
694
695 return 0;
696 }
697
698 static void
699 jme_free_rx_buf(struct jme_adapter *jme, int i)
700 {
701 struct jme_ring *rxring = &(jme->rxring[0]);
702 struct jme_buffer_info *rxbi = rxring->bufinf;
703 rxbi += i;
704
705 if (rxbi->skb) {
706 pci_unmap_page(jme->pdev,
707 rxbi->mapping,
708 rxbi->len,
709 PCI_DMA_FROMDEVICE);
710 dev_kfree_skb(rxbi->skb);
711 rxbi->skb = NULL;
712 rxbi->mapping = 0;
713 rxbi->len = 0;
714 }
715 }
716
717 static void
718 jme_free_rx_resources(struct jme_adapter *jme)
719 {
720 int i;
721 struct jme_ring *rxring = &(jme->rxring[0]);
722
723 if (rxring->alloc) {
724 for (i = 0 ; i < jme->rx_ring_size ; ++i)
725 jme_free_rx_buf(jme, i);
726
727 dma_free_coherent(&(jme->pdev->dev),
728 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
729 rxring->alloc,
730 rxring->dmaalloc);
731 rxring->alloc = NULL;
732 rxring->desc = NULL;
733 rxring->dmaalloc = 0;
734 rxring->dma = 0;
735 }
736 rxring->next_to_use = 0;
737 atomic_set(&rxring->next_to_clean, 0);
738 }
739
740 static int
741 jme_setup_rx_resources(struct jme_adapter *jme)
742 {
743 int i;
744 struct jme_ring *rxring = &(jme->rxring[0]);
745
746 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
747 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
748 &(rxring->dmaalloc),
749 GFP_ATOMIC);
750 if (!rxring->alloc) {
751 rxring->desc = NULL;
752 rxring->dmaalloc = 0;
753 rxring->dma = 0;
754 return -ENOMEM;
755 }
756
757 /*
758 * 16 Bytes align
759 */
760 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
761 RING_DESC_ALIGN);
762 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
763 rxring->next_to_use = 0;
764 atomic_set(&rxring->next_to_clean, 0);
765
766 /*
767 * Initiallize Receive Descriptors
768 */
769 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
770 if (unlikely(jme_make_new_rx_buf(jme, i))) {
771 jme_free_rx_resources(jme);
772 return -ENOMEM;
773 }
774
775 jme_set_clean_rxdesc(jme, i);
776 }
777
778 return 0;
779 }
780
781 static inline void
782 jme_enable_rx_engine(struct jme_adapter *jme)
783 {
784 /*
785 * Select Queue 0
786 */
787 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
788 RXCS_QUEUESEL_Q0);
789 wmb();
790
791 /*
792 * Setup RX DMA Bass Address
793 */
794 jwrite32(jme, JME_RXDBA_LO, (__u64)jme->rxring[0].dma & 0xFFFFFFFFUL);
795 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
796 jwrite32(jme, JME_RXNDA, (__u64)jme->rxring[0].dma & 0xFFFFFFFFUL);
797
798 /*
799 * Setup RX Descriptor Count
800 */
801 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
802
803 /*
804 * Setup Unicast Filter
805 */
806 jme_set_multi(jme->dev);
807
808 /*
809 * Enable RX Engine
810 */
811 wmb();
812 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
813 RXCS_QUEUESEL_Q0 |
814 RXCS_ENABLE |
815 RXCS_QST);
816 }
817
818 static inline void
819 jme_restart_rx_engine(struct jme_adapter *jme)
820 {
821 /*
822 * Start RX Engine
823 */
824 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
825 RXCS_QUEUESEL_Q0 |
826 RXCS_ENABLE |
827 RXCS_QST);
828 }
829
830 static inline void
831 jme_disable_rx_engine(struct jme_adapter *jme)
832 {
833 int i;
834 u32 val;
835
836 /*
837 * Disable RX Engine
838 */
839 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
840 wmb();
841
842 val = jread32(jme, JME_RXCS);
843 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
844 mdelay(1);
845 val = jread32(jme, JME_RXCS);
846 rmb();
847 }
848
849 if (!i)
850 jeprintk(jme->pdev, "Disable RX engine timeout.\n");
851
852 }
853
854 static int
855 jme_rxsum_ok(struct jme_adapter *jme, u16 flags)
856 {
857 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
858 return false;
859
860 if (unlikely(!(flags & RXWBFLAG_MF) &&
861 (flags & RXWBFLAG_TCPON) && !(flags & RXWBFLAG_TCPCS))) {
862 msg_rx_err(jme, "TCP Checksum error.\n");
863 goto out_sumerr;
864 }
865
866 if (unlikely(!(flags & RXWBFLAG_MF) &&
867 (flags & RXWBFLAG_UDPON) && !(flags & RXWBFLAG_UDPCS))) {
868 msg_rx_err(jme, "UDP Checksum error.\n");
869 goto out_sumerr;
870 }
871
872 if (unlikely((flags & RXWBFLAG_IPV4) && !(flags & RXWBFLAG_IPCS))) {
873 msg_rx_err(jme, "IPv4 Checksum error.\n");
874 goto out_sumerr;
875 }
876
877 return true;
878
879 out_sumerr:
880 return false;
881 }
882
883 static void
884 jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
885 {
886 struct jme_ring *rxring = &(jme->rxring[0]);
887 struct rxdesc *rxdesc = rxring->desc;
888 struct jme_buffer_info *rxbi = rxring->bufinf;
889 struct sk_buff *skb;
890 int framesize;
891
892 rxdesc += idx;
893 rxbi += idx;
894
895 skb = rxbi->skb;
896 pci_dma_sync_single_for_cpu(jme->pdev,
897 rxbi->mapping,
898 rxbi->len,
899 PCI_DMA_FROMDEVICE);
900
901 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
902 pci_dma_sync_single_for_device(jme->pdev,
903 rxbi->mapping,
904 rxbi->len,
905 PCI_DMA_FROMDEVICE);
906
907 ++(NET_STAT(jme).rx_dropped);
908 } else {
909 framesize = le16_to_cpu(rxdesc->descwb.framesize)
910 - RX_PREPAD_SIZE;
911
912 skb_reserve(skb, RX_PREPAD_SIZE);
913 skb_put(skb, framesize);
914 skb->protocol = eth_type_trans(skb, jme->dev);
915
916 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags)))
917 skb->ip_summed = CHECKSUM_UNNECESSARY;
918 else
919 skb->ip_summed = CHECKSUM_NONE;
920
921 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
922 if (jme->vlgrp) {
923 jme->jme_vlan_rx(skb, jme->vlgrp,
924 le16_to_cpu(rxdesc->descwb.vlan));
925 NET_STAT(jme).rx_bytes += 4;
926 }
927 } else {
928 jme->jme_rx(skb);
929 }
930
931 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
932 cpu_to_le16(RXWBFLAG_DEST_MUL))
933 ++(NET_STAT(jme).multicast);
934
935 NET_STAT(jme).rx_bytes += framesize;
936 ++(NET_STAT(jme).rx_packets);
937 }
938
939 jme_set_clean_rxdesc(jme, idx);
940
941 }
942
943 static int
944 jme_process_receive(struct jme_adapter *jme, int limit)
945 {
946 struct jme_ring *rxring = &(jme->rxring[0]);
947 struct rxdesc *rxdesc = rxring->desc;
948 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
949
950 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
951 goto out_inc;
952
953 if (unlikely(atomic_read(&jme->link_changing) != 1))
954 goto out_inc;
955
956 if (unlikely(!netif_carrier_ok(jme->dev)))
957 goto out_inc;
958
959 i = atomic_read(&rxring->next_to_clean);
960 while (limit-- > 0) {
961 rxdesc = rxring->desc;
962 rxdesc += i;
963
964 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
965 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
966 goto out;
967
968 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
969
970 if (unlikely(desccnt > 1 ||
971 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
972
973 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
974 ++(NET_STAT(jme).rx_crc_errors);
975 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
976 ++(NET_STAT(jme).rx_fifo_errors);
977 else
978 ++(NET_STAT(jme).rx_errors);
979
980 if (desccnt > 1)
981 limit -= desccnt - 1;
982
983 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
984 jme_set_clean_rxdesc(jme, j);
985 j = (j + 1) & (mask);
986 }
987
988 } else {
989 jme_alloc_and_feed_skb(jme, i);
990 }
991
992 i = (i + desccnt) & (mask);
993 }
994
995 out:
996 atomic_set(&rxring->next_to_clean, i);
997
998 out_inc:
999 atomic_inc(&jme->rx_cleaning);
1000
1001 return limit > 0 ? limit : 0;
1002
1003 }
1004
1005 static void
1006 jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1007 {
1008 if (likely(atmp == dpi->cur)) {
1009 dpi->cnt = 0;
1010 return;
1011 }
1012
1013 if (dpi->attempt == atmp) {
1014 ++(dpi->cnt);
1015 } else {
1016 dpi->attempt = atmp;
1017 dpi->cnt = 0;
1018 }
1019
1020 }
1021
1022 static void
1023 jme_dynamic_pcc(struct jme_adapter *jme)
1024 {
1025 register struct dynpcc_info *dpi = &(jme->dpi);
1026
1027 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1028 jme_attempt_pcc(dpi, PCC_P3);
1029 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD
1030 || dpi->intr_cnt > PCC_INTR_THRESHOLD)
1031 jme_attempt_pcc(dpi, PCC_P2);
1032 else
1033 jme_attempt_pcc(dpi, PCC_P1);
1034
1035 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1036 if (dpi->attempt < dpi->cur)
1037 tasklet_schedule(&jme->rxclean_task);
1038 jme_set_rx_pcc(jme, dpi->attempt);
1039 dpi->cur = dpi->attempt;
1040 dpi->cnt = 0;
1041 }
1042 }
1043
1044 static void
1045 jme_start_pcc_timer(struct jme_adapter *jme)
1046 {
1047 struct dynpcc_info *dpi = &(jme->dpi);
1048 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1049 dpi->last_pkts = NET_STAT(jme).rx_packets;
1050 dpi->intr_cnt = 0;
1051 jwrite32(jme, JME_TMCSR,
1052 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1053 }
1054
1055 static inline void
1056 jme_stop_pcc_timer(struct jme_adapter *jme)
1057 {
1058 jwrite32(jme, JME_TMCSR, 0);
1059 }
1060
1061 static void
1062 jme_shutdown_nic(struct jme_adapter *jme)
1063 {
1064 u32 phylink;
1065
1066 phylink = jme_linkstat_from_phy(jme);
1067
1068 if (!(phylink & PHY_LINK_UP)) {
1069 /*
1070 * Disable all interrupt before issue timer
1071 */
1072 jme_stop_irq(jme);
1073 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1074 }
1075 }
1076
1077 static void
1078 jme_pcc_tasklet(unsigned long arg)
1079 {
1080 struct jme_adapter *jme = (struct jme_adapter *)arg;
1081 struct net_device *netdev = jme->dev;
1082
1083 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1084 jme_shutdown_nic(jme);
1085 return;
1086 }
1087
1088 if (unlikely(!netif_carrier_ok(netdev) ||
1089 (atomic_read(&jme->link_changing) != 1)
1090 )) {
1091 jme_stop_pcc_timer(jme);
1092 return;
1093 }
1094
1095 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1096 jme_dynamic_pcc(jme);
1097
1098 jme_start_pcc_timer(jme);
1099 }
1100
1101 static inline void
1102 jme_polling_mode(struct jme_adapter *jme)
1103 {
1104 jme_set_rx_pcc(jme, PCC_OFF);
1105 }
1106
1107 static inline void
1108 jme_interrupt_mode(struct jme_adapter *jme)
1109 {
1110 jme_set_rx_pcc(jme, PCC_P1);
1111 }
1112
1113 static inline int
1114 jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1115 {
1116 u32 apmc;
1117 apmc = jread32(jme, JME_APMC);
1118 return apmc & JME_APMC_PSEUDO_HP_EN;
1119 }
1120
1121 static void
1122 jme_start_shutdown_timer(struct jme_adapter *jme)
1123 {
1124 u32 apmc;
1125
1126 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1127 apmc &= ~JME_APMC_EPIEN_CTRL;
1128 if (!no_extplug) {
1129 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1130 wmb();
1131 }
1132 jwrite32f(jme, JME_APMC, apmc);
1133
1134 jwrite32f(jme, JME_TIMER2, 0);
1135 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1136 jwrite32(jme, JME_TMCSR,
1137 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1138 }
1139
1140 static void
1141 jme_stop_shutdown_timer(struct jme_adapter *jme)
1142 {
1143 u32 apmc;
1144
1145 jwrite32f(jme, JME_TMCSR, 0);
1146 jwrite32f(jme, JME_TIMER2, 0);
1147 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1148
1149 apmc = jread32(jme, JME_APMC);
1150 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1151 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1152 wmb();
1153 jwrite32f(jme, JME_APMC, apmc);
1154 }
1155
1156 static void
1157 jme_link_change_tasklet(unsigned long arg)
1158 {
1159 struct jme_adapter *jme = (struct jme_adapter *)arg;
1160 struct net_device *netdev = jme->dev;
1161 int rc;
1162
1163 while (!atomic_dec_and_test(&jme->link_changing)) {
1164 atomic_inc(&jme->link_changing);
1165 msg_intr(jme, "Get link change lock failed.\n");
1166 while (atomic_read(&jme->link_changing) != 1)
1167 msg_intr(jme, "Waiting link change lock.\n");
1168 }
1169
1170 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1171 goto out;
1172
1173 jme->old_mtu = netdev->mtu;
1174 netif_stop_queue(netdev);
1175 if (jme_pseudo_hotplug_enabled(jme))
1176 jme_stop_shutdown_timer(jme);
1177
1178 jme_stop_pcc_timer(jme);
1179 tasklet_disable(&jme->txclean_task);
1180 tasklet_disable(&jme->rxclean_task);
1181 tasklet_disable(&jme->rxempty_task);
1182
1183 if (netif_carrier_ok(netdev)) {
1184 jme_reset_ghc_speed(jme);
1185 jme_disable_rx_engine(jme);
1186 jme_disable_tx_engine(jme);
1187 jme_reset_mac_processor(jme);
1188 jme_free_rx_resources(jme);
1189 jme_free_tx_resources(jme);
1190
1191 if (test_bit(JME_FLAG_POLL, &jme->flags))
1192 jme_polling_mode(jme);
1193
1194 netif_carrier_off(netdev);
1195 }
1196
1197 jme_check_link(netdev, 0);
1198 if (netif_carrier_ok(netdev)) {
1199 rc = jme_setup_rx_resources(jme);
1200 if (rc) {
1201 jeprintk(jme->pdev, "Allocating resources for RX error"
1202 ", Device STOPPED!\n");
1203 goto out_enable_tasklet;
1204 }
1205
1206 rc = jme_setup_tx_resources(jme);
1207 if (rc) {
1208 jeprintk(jme->pdev, "Allocating resources for TX error"
1209 ", Device STOPPED!\n");
1210 goto err_out_free_rx_resources;
1211 }
1212
1213 jme_enable_rx_engine(jme);
1214 jme_enable_tx_engine(jme);
1215
1216 netif_start_queue(netdev);
1217
1218 if (test_bit(JME_FLAG_POLL, &jme->flags))
1219 jme_interrupt_mode(jme);
1220
1221 jme_start_pcc_timer(jme);
1222 } else if (jme_pseudo_hotplug_enabled(jme)) {
1223 jme_start_shutdown_timer(jme);
1224 }
1225
1226 goto out_enable_tasklet;
1227
1228 err_out_free_rx_resources:
1229 jme_free_rx_resources(jme);
1230 out_enable_tasklet:
1231 tasklet_enable(&jme->txclean_task);
1232 tasklet_hi_enable(&jme->rxclean_task);
1233 tasklet_hi_enable(&jme->rxempty_task);
1234 out:
1235 atomic_inc(&jme->link_changing);
1236 }
1237
1238 static void
1239 jme_rx_clean_tasklet(unsigned long arg)
1240 {
1241 struct jme_adapter *jme = (struct jme_adapter *)arg;
1242 struct dynpcc_info *dpi = &(jme->dpi);
1243
1244 jme_process_receive(jme, jme->rx_ring_size);
1245 ++(dpi->intr_cnt);
1246
1247 }
1248
1249 static int
1250 jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1251 {
1252 struct jme_adapter *jme = jme_napi_priv(holder);
1253 int rest;
1254
1255 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1256
1257 while (atomic_read(&jme->rx_empty) > 0) {
1258 atomic_dec(&jme->rx_empty);
1259 ++(NET_STAT(jme).rx_dropped);
1260 jme_restart_rx_engine(jme);
1261 }
1262 atomic_inc(&jme->rx_empty);
1263
1264 if (rest) {
1265 JME_RX_COMPLETE(netdev, holder);
1266 jme_interrupt_mode(jme);
1267 }
1268
1269 JME_NAPI_WEIGHT_SET(budget, rest);
1270 return JME_NAPI_WEIGHT_VAL(budget) - rest;
1271 }
1272
1273 static void
1274 jme_rx_empty_tasklet(unsigned long arg)
1275 {
1276 struct jme_adapter *jme = (struct jme_adapter *)arg;
1277
1278 if (unlikely(atomic_read(&jme->link_changing) != 1))
1279 return;
1280
1281 if (unlikely(!netif_carrier_ok(jme->dev)))
1282 return;
1283
1284 msg_rx_status(jme, "RX Queue Full!\n");
1285
1286 jme_rx_clean_tasklet(arg);
1287
1288 while (atomic_read(&jme->rx_empty) > 0) {
1289 atomic_dec(&jme->rx_empty);
1290 ++(NET_STAT(jme).rx_dropped);
1291 jme_restart_rx_engine(jme);
1292 }
1293 atomic_inc(&jme->rx_empty);
1294 }
1295
1296 static void
1297 jme_wake_queue_if_stopped(struct jme_adapter *jme)
1298 {
1299 struct jme_ring *txring = jme->txring;
1300
1301 smp_wmb();
1302 if (unlikely(netif_queue_stopped(jme->dev) &&
1303 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1304 msg_tx_done(jme, "TX Queue Waked.\n");
1305 netif_wake_queue(jme->dev);
1306 }
1307
1308 }
1309
1310 static void
1311 jme_tx_clean_tasklet(unsigned long arg)
1312 {
1313 struct jme_adapter *jme = (struct jme_adapter *)arg;
1314 struct jme_ring *txring = &(jme->txring[0]);
1315 struct txdesc *txdesc = txring->desc;
1316 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1317 int i, j, cnt = 0, max, err, mask;
1318
1319 tx_dbg(jme, "Into txclean.\n");
1320
1321 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1322 goto out;
1323
1324 if (unlikely(atomic_read(&jme->link_changing) != 1))
1325 goto out;
1326
1327 if (unlikely(!netif_carrier_ok(jme->dev)))
1328 goto out;
1329
1330 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1331 mask = jme->tx_ring_mask;
1332
1333 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1334
1335 ctxbi = txbi + i;
1336
1337 if (likely(ctxbi->skb &&
1338 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1339
1340 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1341 i, ctxbi->nr_desc, jiffies);
1342
1343 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1344
1345 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1346 ttxbi = txbi + ((i + j) & (mask));
1347 txdesc[(i + j) & (mask)].dw[0] = 0;
1348
1349 pci_unmap_page(jme->pdev,
1350 ttxbi->mapping,
1351 ttxbi->len,
1352 PCI_DMA_TODEVICE);
1353
1354 ttxbi->mapping = 0;
1355 ttxbi->len = 0;
1356 }
1357
1358 dev_kfree_skb(ctxbi->skb);
1359
1360 cnt += ctxbi->nr_desc;
1361
1362 if (unlikely(err)) {
1363 ++(NET_STAT(jme).tx_carrier_errors);
1364 } else {
1365 ++(NET_STAT(jme).tx_packets);
1366 NET_STAT(jme).tx_bytes += ctxbi->len;
1367 }
1368
1369 ctxbi->skb = NULL;
1370 ctxbi->len = 0;
1371 ctxbi->start_xmit = 0;
1372
1373 } else {
1374 break;
1375 }
1376
1377 i = (i + ctxbi->nr_desc) & mask;
1378
1379 ctxbi->nr_desc = 0;
1380 }
1381
1382 tx_dbg(jme, "txclean: done %d@%lu.\n", i, jiffies);
1383 atomic_set(&txring->next_to_clean, i);
1384 atomic_add(cnt, &txring->nr_free);
1385
1386 jme_wake_queue_if_stopped(jme);
1387
1388 out:
1389 atomic_inc(&jme->tx_cleaning);
1390 }
1391
1392 static void
1393 jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1394 {
1395 /*
1396 * Disable interrupt
1397 */
1398 jwrite32f(jme, JME_IENC, INTR_ENABLE);
1399
1400 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1401 /*
1402 * Link change event is critical
1403 * all other events are ignored
1404 */
1405 jwrite32(jme, JME_IEVE, intrstat);
1406 tasklet_schedule(&jme->linkch_task);
1407 goto out_reenable;
1408 }
1409
1410 if (intrstat & INTR_TMINTR) {
1411 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1412 tasklet_schedule(&jme->pcc_task);
1413 }
1414
1415 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1416 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1417 tasklet_schedule(&jme->txclean_task);
1418 }
1419
1420 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1421 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1422 INTR_PCCRX0 |
1423 INTR_RX0EMP)) |
1424 INTR_RX0);
1425 }
1426
1427 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1428 if (intrstat & INTR_RX0EMP)
1429 atomic_inc(&jme->rx_empty);
1430
1431 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1432 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1433 jme_polling_mode(jme);
1434 JME_RX_SCHEDULE(jme);
1435 }
1436 }
1437 } else {
1438 if (intrstat & INTR_RX0EMP) {
1439 atomic_inc(&jme->rx_empty);
1440 tasklet_hi_schedule(&jme->rxempty_task);
1441 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1442 tasklet_hi_schedule(&jme->rxclean_task);
1443 }
1444 }
1445
1446 out_reenable:
1447 /*
1448 * Re-enable interrupt
1449 */
1450 jwrite32f(jme, JME_IENS, INTR_ENABLE);
1451 }
1452
1453 static irqreturn_t
1454 jme_intr(int irq, void *dev_id)
1455 {
1456 struct net_device *netdev = dev_id;
1457 struct jme_adapter *jme = netdev_priv(netdev);
1458 u32 intrstat;
1459
1460 intrstat = jread32(jme, JME_IEVE);
1461
1462 /*
1463 * Check if it's really an interrupt for us
1464 */
1465 if (unlikely((intrstat & INTR_ENABLE) == 0))
1466 return IRQ_NONE;
1467
1468 /*
1469 * Check if the device still exist
1470 */
1471 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1472 return IRQ_NONE;
1473
1474 jme_intr_msi(jme, intrstat);
1475
1476 return IRQ_HANDLED;
1477 }
1478
1479 static irqreturn_t
1480 jme_msi(int irq, void *dev_id)
1481 {
1482 struct net_device *netdev = dev_id;
1483 struct jme_adapter *jme = netdev_priv(netdev);
1484 u32 intrstat;
1485
1486 pci_dma_sync_single_for_cpu(jme->pdev,
1487 jme->shadow_dma,
1488 sizeof(u32) * SHADOW_REG_NR,
1489 PCI_DMA_FROMDEVICE);
1490 intrstat = jme->shadow_regs[SHADOW_IEVE];
1491 jme->shadow_regs[SHADOW_IEVE] = 0;
1492
1493 jme_intr_msi(jme, intrstat);
1494
1495 return IRQ_HANDLED;
1496 }
1497
1498 static void
1499 jme_reset_link(struct jme_adapter *jme)
1500 {
1501 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1502 }
1503
1504 static void
1505 jme_restart_an(struct jme_adapter *jme)
1506 {
1507 u32 bmcr;
1508
1509 spin_lock_bh(&jme->phy_lock);
1510 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1511 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1512 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1513 spin_unlock_bh(&jme->phy_lock);
1514 }
1515
1516 static int
1517 jme_request_irq(struct jme_adapter *jme)
1518 {
1519 int rc;
1520 struct net_device *netdev = jme->dev;
1521 irq_handler_t handler = jme_intr;
1522 int irq_flags = IRQF_SHARED;
1523
1524 if (!pci_enable_msi(jme->pdev)) {
1525 set_bit(JME_FLAG_MSI, &jme->flags);
1526 handler = jme_msi;
1527 irq_flags = 0;
1528 }
1529
1530 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1531 netdev);
1532 if (rc) {
1533 jeprintk(jme->pdev,
1534 "Unable to request %s interrupt (return: %d)\n",
1535 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1536 rc);
1537
1538 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1539 pci_disable_msi(jme->pdev);
1540 clear_bit(JME_FLAG_MSI, &jme->flags);
1541 }
1542 } else {
1543 netdev->irq = jme->pdev->irq;
1544 }
1545
1546 return rc;
1547 }
1548
1549 static void
1550 jme_free_irq(struct jme_adapter *jme)
1551 {
1552 free_irq(jme->pdev->irq, jme->dev);
1553 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1554 pci_disable_msi(jme->pdev);
1555 clear_bit(JME_FLAG_MSI, &jme->flags);
1556 jme->dev->irq = jme->pdev->irq;
1557 }
1558 }
1559
1560 static int
1561 jme_open(struct net_device *netdev)
1562 {
1563 struct jme_adapter *jme = netdev_priv(netdev);
1564 int rc;
1565
1566 jme_clear_pm(jme);
1567 JME_NAPI_ENABLE(jme);
1568
1569 tasklet_enable(&jme->txclean_task);
1570 tasklet_hi_enable(&jme->rxclean_task);
1571 tasklet_hi_enable(&jme->rxempty_task);
1572
1573 rc = jme_request_irq(jme);
1574 if (rc)
1575 goto err_out;
1576
1577 jme_enable_shadow(jme);
1578 jme_start_irq(jme);
1579
1580 if (test_bit(JME_FLAG_SSET, &jme->flags))
1581 jme_set_settings(netdev, &jme->old_ecmd);
1582 else
1583 jme_reset_phy_processor(jme);
1584
1585 jme_reset_link(jme);
1586
1587 return 0;
1588
1589 err_out:
1590 netif_stop_queue(netdev);
1591 netif_carrier_off(netdev);
1592 return rc;
1593 }
1594
1595 #ifdef CONFIG_PM
1596 static void
1597 jme_set_100m_half(struct jme_adapter *jme)
1598 {
1599 u32 bmcr, tmp;
1600
1601 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1602 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1603 BMCR_SPEED1000 | BMCR_FULLDPLX);
1604 tmp |= BMCR_SPEED100;
1605
1606 if (bmcr != tmp)
1607 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1608
1609 if (jme->fpgaver)
1610 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1611 else
1612 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1613 }
1614
1615 #define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1616 static void
1617 jme_wait_link(struct jme_adapter *jme)
1618 {
1619 u32 phylink, to = JME_WAIT_LINK_TIME;
1620
1621 mdelay(1000);
1622 phylink = jme_linkstat_from_phy(jme);
1623 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1624 mdelay(10);
1625 phylink = jme_linkstat_from_phy(jme);
1626 }
1627 }
1628 #endif
1629
1630 static inline void
1631 jme_phy_off(struct jme_adapter *jme)
1632 {
1633 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, BMCR_PDOWN);
1634 }
1635
1636 static int
1637 jme_close(struct net_device *netdev)
1638 {
1639 struct jme_adapter *jme = netdev_priv(netdev);
1640
1641 netif_stop_queue(netdev);
1642 netif_carrier_off(netdev);
1643
1644 jme_stop_irq(jme);
1645 jme_disable_shadow(jme);
1646 jme_free_irq(jme);
1647
1648 JME_NAPI_DISABLE(jme);
1649
1650 tasklet_kill(&jme->linkch_task);
1651 tasklet_kill(&jme->txclean_task);
1652 tasklet_kill(&jme->rxclean_task);
1653 tasklet_kill(&jme->rxempty_task);
1654
1655 jme_reset_ghc_speed(jme);
1656 jme_disable_rx_engine(jme);
1657 jme_disable_tx_engine(jme);
1658 jme_reset_mac_processor(jme);
1659 jme_free_rx_resources(jme);
1660 jme_free_tx_resources(jme);
1661 jme->phylink = 0;
1662 jme_phy_off(jme);
1663
1664 return 0;
1665 }
1666
1667 static int
1668 jme_alloc_txdesc(struct jme_adapter *jme,
1669 struct sk_buff *skb)
1670 {
1671 struct jme_ring *txring = jme->txring;
1672 int idx, nr_alloc, mask = jme->tx_ring_mask;
1673
1674 idx = txring->next_to_use;
1675 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1676
1677 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1678 return -1;
1679
1680 atomic_sub(nr_alloc, &txring->nr_free);
1681
1682 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1683
1684 return idx;
1685 }
1686
1687 static void
1688 jme_fill_tx_map(struct pci_dev *pdev,
1689 struct txdesc *txdesc,
1690 struct jme_buffer_info *txbi,
1691 struct page *page,
1692 u32 page_offset,
1693 u32 len,
1694 u8 hidma)
1695 {
1696 dma_addr_t dmaaddr;
1697
1698 dmaaddr = pci_map_page(pdev,
1699 page,
1700 page_offset,
1701 len,
1702 PCI_DMA_TODEVICE);
1703
1704 pci_dma_sync_single_for_device(pdev,
1705 dmaaddr,
1706 len,
1707 PCI_DMA_TODEVICE);
1708
1709 txdesc->dw[0] = 0;
1710 txdesc->dw[1] = 0;
1711 txdesc->desc2.flags = TXFLAG_OWN;
1712 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
1713 txdesc->desc2.datalen = cpu_to_le16(len);
1714 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
1715 txdesc->desc2.bufaddrl = cpu_to_le32(
1716 (__u64)dmaaddr & 0xFFFFFFFFUL);
1717
1718 txbi->mapping = dmaaddr;
1719 txbi->len = len;
1720 }
1721
1722 static void
1723 jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1724 {
1725 struct jme_ring *txring = jme->txring;
1726 struct txdesc *txdesc = txring->desc, *ctxdesc;
1727 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
1728 u8 hidma = jme->dev->features & NETIF_F_HIGHDMA;
1729 int i, nr_frags = skb_shinfo(skb)->nr_frags;
1730 int mask = jme->tx_ring_mask;
1731 struct skb_frag_struct *frag;
1732 u32 len;
1733
1734 for (i = 0 ; i < nr_frags ; ++i) {
1735 frag = &skb_shinfo(skb)->frags[i];
1736 ctxdesc = txdesc + ((idx + i + 2) & (mask));
1737 ctxbi = txbi + ((idx + i + 2) & (mask));
1738
1739 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, frag->page,
1740 frag->page_offset, frag->size, hidma);
1741 }
1742
1743 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
1744 ctxdesc = txdesc + ((idx + 1) & (mask));
1745 ctxbi = txbi + ((idx + 1) & (mask));
1746 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
1747 offset_in_page(skb->data), len, hidma);
1748
1749 }
1750
1751 static int
1752 jme_expand_header(struct jme_adapter *jme, struct sk_buff *skb)
1753 {
1754 if (unlikely(skb_shinfo(skb)->gso_size &&
1755 skb_header_cloned(skb) &&
1756 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))) {
1757 dev_kfree_skb(skb);
1758 return -1;
1759 }
1760
1761 return 0;
1762 }
1763
1764 static int
1765 jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
1766 {
1767 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
1768 if (*mss) {
1769 *flags |= TXFLAG_LSEN;
1770
1771 if (skb->protocol == htons(ETH_P_IP)) {
1772 struct iphdr *iph = ip_hdr(skb);
1773
1774 iph->check = 0;
1775 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
1776 iph->daddr, 0,
1777 IPPROTO_TCP,
1778 0);
1779 } else {
1780 struct ipv6hdr *ip6h = ipv6_hdr(skb);
1781
1782 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
1783 &ip6h->daddr, 0,
1784 IPPROTO_TCP,
1785 0);
1786 }
1787
1788 return 0;
1789 }
1790
1791 return 1;
1792 }
1793
1794 static void
1795 jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
1796 {
1797 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1798 u8 ip_proto;
1799
1800 switch (skb->protocol) {
1801 case htons(ETH_P_IP):
1802 ip_proto = ip_hdr(skb)->protocol;
1803 break;
1804 case htons(ETH_P_IPV6):
1805 ip_proto = ipv6_hdr(skb)->nexthdr;
1806 break;
1807 default:
1808 ip_proto = 0;
1809 break;
1810 }
1811
1812 switch (ip_proto) {
1813 case IPPROTO_TCP:
1814 *flags |= TXFLAG_TCPCS;
1815 break;
1816 case IPPROTO_UDP:
1817 *flags |= TXFLAG_UDPCS;
1818 break;
1819 default:
1820 msg_tx_err(jme, "Error upper layer protocol.\n");
1821 break;
1822 }
1823 }
1824 }
1825
1826 static inline void
1827 jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
1828 {
1829 if (vlan_tx_tag_present(skb)) {
1830 *flags |= TXFLAG_TAGON;
1831 *vlan = cpu_to_le16(vlan_tx_tag_get(skb));
1832 }
1833 }
1834
1835 static int
1836 jme_fill_first_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1837 {
1838 struct jme_ring *txring = jme->txring;
1839 struct txdesc *txdesc;
1840 struct jme_buffer_info *txbi;
1841 u8 flags;
1842
1843 txdesc = (struct txdesc *)txring->desc + idx;
1844 txbi = txring->bufinf + idx;
1845
1846 txdesc->dw[0] = 0;
1847 txdesc->dw[1] = 0;
1848 txdesc->dw[2] = 0;
1849 txdesc->dw[3] = 0;
1850 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
1851 /*
1852 * Set OWN bit at final.
1853 * When kernel transmit faster than NIC.
1854 * And NIC trying to send this descriptor before we tell
1855 * it to start sending this TX queue.
1856 * Other fields are already filled correctly.
1857 */
1858 wmb();
1859 flags = TXFLAG_OWN | TXFLAG_INT;
1860 /*
1861 * Set checksum flags while not tso
1862 */
1863 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
1864 jme_tx_csum(jme, skb, &flags);
1865 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
1866 txdesc->desc1.flags = flags;
1867 /*
1868 * Set tx buffer info after telling NIC to send
1869 * For better tx_clean timing
1870 */
1871 wmb();
1872 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
1873 txbi->skb = skb;
1874 txbi->len = skb->len;
1875 txbi->start_xmit = jiffies;
1876 if (!txbi->start_xmit)
1877 txbi->start_xmit = (0UL-1);
1878
1879 return 0;
1880 }
1881
1882 static void
1883 jme_stop_queue_if_full(struct jme_adapter *jme)
1884 {
1885 struct jme_ring *txring = jme->txring;
1886 struct jme_buffer_info *txbi = txring->bufinf;
1887 int idx = atomic_read(&txring->next_to_clean);
1888
1889 txbi += idx;
1890
1891 smp_wmb();
1892 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
1893 netif_stop_queue(jme->dev);
1894 msg_tx_queued(jme, "TX Queue Paused.\n");
1895 smp_wmb();
1896 if (atomic_read(&txring->nr_free)
1897 >= (jme->tx_wake_threshold)) {
1898 netif_wake_queue(jme->dev);
1899 msg_tx_queued(jme, "TX Queue Fast Waked.\n");
1900 }
1901 }
1902
1903 if (unlikely(txbi->start_xmit &&
1904 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
1905 txbi->skb)) {
1906 netif_stop_queue(jme->dev);
1907 msg_tx_queued(jme, "TX Queue Stopped %d@%lu.\n", idx, jiffies);
1908 }
1909 }
1910
1911 /*
1912 * This function is already protected by netif_tx_lock()
1913 */
1914
1915 static int
1916 jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
1917 {
1918 struct jme_adapter *jme = netdev_priv(netdev);
1919 int idx;
1920
1921 if (unlikely(jme_expand_header(jme, skb))) {
1922 ++(NET_STAT(jme).tx_dropped);
1923 return NETDEV_TX_OK;
1924 }
1925
1926 idx = jme_alloc_txdesc(jme, skb);
1927
1928 if (unlikely(idx < 0)) {
1929 netif_stop_queue(netdev);
1930 msg_tx_err(jme, "BUG! Tx ring full when queue awake!\n");
1931
1932 return NETDEV_TX_BUSY;
1933 }
1934
1935 jme_map_tx_skb(jme, skb, idx);
1936 jme_fill_first_tx_desc(jme, skb, idx);
1937
1938 jwrite32(jme, JME_TXCS, jme->reg_txcs |
1939 TXCS_SELECT_QUEUE0 |
1940 TXCS_QUEUE0S |
1941 TXCS_ENABLE);
1942 netdev->trans_start = jiffies;
1943
1944 tx_dbg(jme, "xmit: %d+%d@%lu\n", idx,
1945 skb_shinfo(skb)->nr_frags + 2,
1946 jiffies);
1947 jme_stop_queue_if_full(jme);
1948
1949 return NETDEV_TX_OK;
1950 }
1951
1952 static int
1953 jme_set_macaddr(struct net_device *netdev, void *p)
1954 {
1955 struct jme_adapter *jme = netdev_priv(netdev);
1956 struct sockaddr *addr = p;
1957 u32 val;
1958
1959 if (netif_running(netdev))
1960 return -EBUSY;
1961
1962 spin_lock_bh(&jme->macaddr_lock);
1963 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1964
1965 val = (addr->sa_data[3] & 0xff) << 24 |
1966 (addr->sa_data[2] & 0xff) << 16 |
1967 (addr->sa_data[1] & 0xff) << 8 |
1968 (addr->sa_data[0] & 0xff);
1969 jwrite32(jme, JME_RXUMA_LO, val);
1970 val = (addr->sa_data[5] & 0xff) << 8 |
1971 (addr->sa_data[4] & 0xff);
1972 jwrite32(jme, JME_RXUMA_HI, val);
1973 spin_unlock_bh(&jme->macaddr_lock);
1974
1975 return 0;
1976 }
1977
1978 static void
1979 jme_set_multi(struct net_device *netdev)
1980 {
1981 struct jme_adapter *jme = netdev_priv(netdev);
1982 u32 mc_hash[2] = {};
1983 int i;
1984
1985 spin_lock_bh(&jme->rxmcs_lock);
1986
1987 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
1988
1989 if (netdev->flags & IFF_PROMISC) {
1990 jme->reg_rxmcs |= RXMCS_ALLFRAME;
1991 } else if (netdev->flags & IFF_ALLMULTI) {
1992 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
1993 } else if (netdev->flags & IFF_MULTICAST) {
1994 struct dev_mc_list *mclist;
1995 int bit_nr;
1996
1997 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
1998 for (i = 0, mclist = netdev->mc_list;
1999 mclist && i < netdev->mc_count;
2000 ++i, mclist = mclist->next) {
2001
2002 bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) & 0x3F;
2003 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2004 }
2005
2006 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2007 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2008 }
2009
2010 wmb();
2011 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2012
2013 spin_unlock_bh(&jme->rxmcs_lock);
2014 }
2015
2016 static int
2017 jme_change_mtu(struct net_device *netdev, int new_mtu)
2018 {
2019 struct jme_adapter *jme = netdev_priv(netdev);
2020
2021 if (new_mtu == jme->old_mtu)
2022 return 0;
2023
2024 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
2025 ((new_mtu) < IPV6_MIN_MTU))
2026 return -EINVAL;
2027
2028 if (new_mtu > 4000) {
2029 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2030 jme->reg_rxcs |= RXCS_FIFOTHNP_64QW;
2031 jme_restart_rx_engine(jme);
2032 } else {
2033 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2034 jme->reg_rxcs |= RXCS_FIFOTHNP_128QW;
2035 jme_restart_rx_engine(jme);
2036 }
2037
2038 if (new_mtu > 1900) {
2039 netdev->features &= ~(NETIF_F_HW_CSUM |
2040 NETIF_F_TSO |
2041 NETIF_F_TSO6);
2042 } else {
2043 if (test_bit(JME_FLAG_TXCSUM, &jme->flags))
2044 netdev->features |= NETIF_F_HW_CSUM;
2045 if (test_bit(JME_FLAG_TSO, &jme->flags))
2046 netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2047 }
2048
2049 netdev->mtu = new_mtu;
2050 jme_reset_link(jme);
2051
2052 return 0;
2053 }
2054
2055 static void
2056 jme_tx_timeout(struct net_device *netdev)
2057 {
2058 struct jme_adapter *jme = netdev_priv(netdev);
2059
2060 jme->phylink = 0;
2061 jme_reset_phy_processor(jme);
2062 if (test_bit(JME_FLAG_SSET, &jme->flags))
2063 jme_set_settings(netdev, &jme->old_ecmd);
2064
2065 /*
2066 * Force to Reset the link again
2067 */
2068 jme_reset_link(jme);
2069 }
2070
2071 static void
2072 jme_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp)
2073 {
2074 struct jme_adapter *jme = netdev_priv(netdev);
2075
2076 jme->vlgrp = grp;
2077 }
2078
2079 static void
2080 jme_get_drvinfo(struct net_device *netdev,
2081 struct ethtool_drvinfo *info)
2082 {
2083 struct jme_adapter *jme = netdev_priv(netdev);
2084
2085 strcpy(info->driver, DRV_NAME);
2086 strcpy(info->version, DRV_VERSION);
2087 strcpy(info->bus_info, pci_name(jme->pdev));
2088 }
2089
2090 static int
2091 jme_get_regs_len(struct net_device *netdev)
2092 {
2093 return JME_REG_LEN;
2094 }
2095
2096 static void
2097 mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2098 {
2099 int i;
2100
2101 for (i = 0 ; i < len ; i += 4)
2102 p[i >> 2] = jread32(jme, reg + i);
2103 }
2104
2105 static void
2106 mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2107 {
2108 int i;
2109 u16 *p16 = (u16 *)p;
2110
2111 for (i = 0 ; i < reg_nr ; ++i)
2112 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2113 }
2114
2115 static void
2116 jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2117 {
2118 struct jme_adapter *jme = netdev_priv(netdev);
2119 u32 *p32 = (u32 *)p;
2120
2121 memset(p, 0xFF, JME_REG_LEN);
2122
2123 regs->version = 1;
2124 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2125
2126 p32 += 0x100 >> 2;
2127 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2128
2129 p32 += 0x100 >> 2;
2130 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2131
2132 p32 += 0x100 >> 2;
2133 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2134
2135 p32 += 0x100 >> 2;
2136 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2137 }
2138
2139 static int
2140 jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2141 {
2142 struct jme_adapter *jme = netdev_priv(netdev);
2143
2144 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2145 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2146
2147 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2148 ecmd->use_adaptive_rx_coalesce = false;
2149 ecmd->rx_coalesce_usecs = 0;
2150 ecmd->rx_max_coalesced_frames = 0;
2151 return 0;
2152 }
2153
2154 ecmd->use_adaptive_rx_coalesce = true;
2155
2156 switch (jme->dpi.cur) {
2157 case PCC_P1:
2158 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2159 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2160 break;
2161 case PCC_P2:
2162 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2163 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2164 break;
2165 case PCC_P3:
2166 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2167 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2168 break;
2169 default:
2170 break;
2171 }
2172
2173 return 0;
2174 }
2175
2176 static int
2177 jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2178 {
2179 struct jme_adapter *jme = netdev_priv(netdev);
2180 struct dynpcc_info *dpi = &(jme->dpi);
2181
2182 if (netif_running(netdev))
2183 return -EBUSY;
2184
2185 if (ecmd->use_adaptive_rx_coalesce
2186 && test_bit(JME_FLAG_POLL, &jme->flags)) {
2187 clear_bit(JME_FLAG_POLL, &jme->flags);
2188 jme->jme_rx = netif_rx;
2189 jme->jme_vlan_rx = vlan_hwaccel_rx;
2190 dpi->cur = PCC_P1;
2191 dpi->attempt = PCC_P1;
2192 dpi->cnt = 0;
2193 jme_set_rx_pcc(jme, PCC_P1);
2194 jme_interrupt_mode(jme);
2195 } else if (!(ecmd->use_adaptive_rx_coalesce)
2196 && !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2197 set_bit(JME_FLAG_POLL, &jme->flags);
2198 jme->jme_rx = netif_receive_skb;
2199 jme->jme_vlan_rx = vlan_hwaccel_receive_skb;
2200 jme_interrupt_mode(jme);
2201 }
2202
2203 return 0;
2204 }
2205
2206 static void
2207 jme_get_pauseparam(struct net_device *netdev,
2208 struct ethtool_pauseparam *ecmd)
2209 {
2210 struct jme_adapter *jme = netdev_priv(netdev);
2211 u32 val;
2212
2213 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2214 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2215
2216 spin_lock_bh(&jme->phy_lock);
2217 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2218 spin_unlock_bh(&jme->phy_lock);
2219
2220 ecmd->autoneg =
2221 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2222 }
2223
2224 static int
2225 jme_set_pauseparam(struct net_device *netdev,
2226 struct ethtool_pauseparam *ecmd)
2227 {
2228 struct jme_adapter *jme = netdev_priv(netdev);
2229 u32 val;
2230
2231 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2232 (ecmd->tx_pause != 0)) {
2233
2234 if (ecmd->tx_pause)
2235 jme->reg_txpfc |= TXPFC_PF_EN;
2236 else
2237 jme->reg_txpfc &= ~TXPFC_PF_EN;
2238
2239 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2240 }
2241
2242 spin_lock_bh(&jme->rxmcs_lock);
2243 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2244 (ecmd->rx_pause != 0)) {
2245
2246 if (ecmd->rx_pause)
2247 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2248 else
2249 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2250
2251 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2252 }
2253 spin_unlock_bh(&jme->rxmcs_lock);
2254
2255 spin_lock_bh(&jme->phy_lock);
2256 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2257 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2258 (ecmd->autoneg != 0)) {
2259
2260 if (ecmd->autoneg)
2261 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2262 else
2263 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2264
2265 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2266 MII_ADVERTISE, val);
2267 }
2268 spin_unlock_bh(&jme->phy_lock);
2269
2270 return 0;
2271 }
2272
2273 static void
2274 jme_get_wol(struct net_device *netdev,
2275 struct ethtool_wolinfo *wol)
2276 {
2277 struct jme_adapter *jme = netdev_priv(netdev);
2278
2279 wol->supported = WAKE_MAGIC | WAKE_PHY;
2280
2281 wol->wolopts = 0;
2282
2283 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2284 wol->wolopts |= WAKE_PHY;
2285
2286 if (jme->reg_pmcs & PMCS_MFEN)
2287 wol->wolopts |= WAKE_MAGIC;
2288
2289 }
2290
2291 static int
2292 jme_set_wol(struct net_device *netdev,
2293 struct ethtool_wolinfo *wol)
2294 {
2295 struct jme_adapter *jme = netdev_priv(netdev);
2296
2297 if (wol->wolopts & (WAKE_MAGICSECURE |
2298 WAKE_UCAST |
2299 WAKE_MCAST |
2300 WAKE_BCAST |
2301 WAKE_ARP))
2302 return -EOPNOTSUPP;
2303
2304 jme->reg_pmcs = 0;
2305
2306 if (wol->wolopts & WAKE_PHY)
2307 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2308
2309 if (wol->wolopts & WAKE_MAGIC)
2310 jme->reg_pmcs |= PMCS_MFEN;
2311
2312 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
2313
2314 return 0;
2315 }
2316
2317 static int
2318 jme_get_settings(struct net_device *netdev,
2319 struct ethtool_cmd *ecmd)
2320 {
2321 struct jme_adapter *jme = netdev_priv(netdev);
2322 int rc;
2323
2324 spin_lock_bh(&jme->phy_lock);
2325 rc = mii_ethtool_gset(&(jme->mii_if), ecmd);
2326 spin_unlock_bh(&jme->phy_lock);
2327 return rc;
2328 }
2329
2330 static int
2331 jme_set_settings(struct net_device *netdev,
2332 struct ethtool_cmd *ecmd)
2333 {
2334 struct jme_adapter *jme = netdev_priv(netdev);
2335 int rc, fdc = 0;
2336
2337 if (ecmd->speed == SPEED_1000 && ecmd->autoneg != AUTONEG_ENABLE)
2338 return -EINVAL;
2339
2340 if (jme->mii_if.force_media &&
2341 ecmd->autoneg != AUTONEG_ENABLE &&
2342 (jme->mii_if.full_duplex != ecmd->duplex))
2343 fdc = 1;
2344
2345 spin_lock_bh(&jme->phy_lock);
2346 rc = mii_ethtool_sset(&(jme->mii_if), ecmd);
2347 spin_unlock_bh(&jme->phy_lock);
2348
2349 if (!rc && fdc)
2350 jme_reset_link(jme);
2351
2352 if (!rc) {
2353 set_bit(JME_FLAG_SSET, &jme->flags);
2354 jme->old_ecmd = *ecmd;
2355 }
2356
2357 return rc;
2358 }
2359
2360 static u32
2361 jme_get_link(struct net_device *netdev)
2362 {
2363 struct jme_adapter *jme = netdev_priv(netdev);
2364 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2365 }
2366
2367 static u32
2368 jme_get_msglevel(struct net_device *netdev)
2369 {
2370 struct jme_adapter *jme = netdev_priv(netdev);
2371 return jme->msg_enable;
2372 }
2373
2374 static void
2375 jme_set_msglevel(struct net_device *netdev, u32 value)
2376 {
2377 struct jme_adapter *jme = netdev_priv(netdev);
2378 jme->msg_enable = value;
2379 }
2380
2381 static u32
2382 jme_get_rx_csum(struct net_device *netdev)
2383 {
2384 struct jme_adapter *jme = netdev_priv(netdev);
2385 return jme->reg_rxmcs & RXMCS_CHECKSUM;
2386 }
2387
2388 static int
2389 jme_set_rx_csum(struct net_device *netdev, u32 on)
2390 {
2391 struct jme_adapter *jme = netdev_priv(netdev);
2392
2393 spin_lock_bh(&jme->rxmcs_lock);
2394 if (on)
2395 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2396 else
2397 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2398 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2399 spin_unlock_bh(&jme->rxmcs_lock);
2400
2401 return 0;
2402 }
2403
2404 static int
2405 jme_set_tx_csum(struct net_device *netdev, u32 on)
2406 {
2407 struct jme_adapter *jme = netdev_priv(netdev);
2408
2409 if (on) {
2410 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2411 if (netdev->mtu <= 1900)
2412 netdev->features |= NETIF_F_HW_CSUM;
2413 } else {
2414 clear_bit(JME_FLAG_TXCSUM, &jme->flags);
2415 netdev->features &= ~NETIF_F_HW_CSUM;
2416 }
2417
2418 return 0;
2419 }
2420
2421 static int
2422 jme_set_tso(struct net_device *netdev, u32 on)
2423 {
2424 struct jme_adapter *jme = netdev_priv(netdev);
2425
2426 if (on) {
2427 set_bit(JME_FLAG_TSO, &jme->flags);
2428 if (netdev->mtu <= 1900)
2429 netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2430 } else {
2431 clear_bit(JME_FLAG_TSO, &jme->flags);
2432 netdev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
2433 }
2434
2435 return 0;
2436 }
2437
2438 static int
2439 jme_nway_reset(struct net_device *netdev)
2440 {
2441 struct jme_adapter *jme = netdev_priv(netdev);
2442 jme_restart_an(jme);
2443 return 0;
2444 }
2445
2446 static u8
2447 jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2448 {
2449 u32 val;
2450 int to;
2451
2452 val = jread32(jme, JME_SMBCSR);
2453 to = JME_SMB_BUSY_TIMEOUT;
2454 while ((val & SMBCSR_BUSY) && --to) {
2455 msleep(1);
2456 val = jread32(jme, JME_SMBCSR);
2457 }
2458 if (!to) {
2459 msg_hw(jme, "SMB Bus Busy.\n");
2460 return 0xFF;
2461 }
2462
2463 jwrite32(jme, JME_SMBINTF,
2464 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2465 SMBINTF_HWRWN_READ |
2466 SMBINTF_HWCMD);
2467
2468 val = jread32(jme, JME_SMBINTF);
2469 to = JME_SMB_BUSY_TIMEOUT;
2470 while ((val & SMBINTF_HWCMD) && --to) {
2471 msleep(1);
2472 val = jread32(jme, JME_SMBINTF);
2473 }
2474 if (!to) {
2475 msg_hw(jme, "SMB Bus Busy.\n");
2476 return 0xFF;
2477 }
2478
2479 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2480 }
2481
2482 static void
2483 jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2484 {
2485 u32 val;
2486 int to;
2487
2488 val = jread32(jme, JME_SMBCSR);
2489 to = JME_SMB_BUSY_TIMEOUT;
2490 while ((val & SMBCSR_BUSY) && --to) {
2491 msleep(1);
2492 val = jread32(jme, JME_SMBCSR);
2493 }
2494 if (!to) {
2495 msg_hw(jme, "SMB Bus Busy.\n");
2496 return;
2497 }
2498
2499 jwrite32(jme, JME_SMBINTF,
2500 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2501 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2502 SMBINTF_HWRWN_WRITE |
2503 SMBINTF_HWCMD);
2504
2505 val = jread32(jme, JME_SMBINTF);
2506 to = JME_SMB_BUSY_TIMEOUT;
2507 while ((val & SMBINTF_HWCMD) && --to) {
2508 msleep(1);
2509 val = jread32(jme, JME_SMBINTF);
2510 }
2511 if (!to) {
2512 msg_hw(jme, "SMB Bus Busy.\n");
2513 return;
2514 }
2515
2516 mdelay(2);
2517 }
2518
2519 static int
2520 jme_get_eeprom_len(struct net_device *netdev)
2521 {
2522 struct jme_adapter *jme = netdev_priv(netdev);
2523 u32 val;
2524 val = jread32(jme, JME_SMBCSR);
2525 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2526 }
2527
2528 static int
2529 jme_get_eeprom(struct net_device *netdev,
2530 struct ethtool_eeprom *eeprom, u8 *data)
2531 {
2532 struct jme_adapter *jme = netdev_priv(netdev);
2533 int i, offset = eeprom->offset, len = eeprom->len;
2534
2535 /*
2536 * ethtool will check the boundary for us
2537 */
2538 eeprom->magic = JME_EEPROM_MAGIC;
2539 for (i = 0 ; i < len ; ++i)
2540 data[i] = jme_smb_read(jme, i + offset);
2541
2542 return 0;
2543 }
2544
2545 static int
2546 jme_set_eeprom(struct net_device *netdev,
2547 struct ethtool_eeprom *eeprom, u8 *data)
2548 {
2549 struct jme_adapter *jme = netdev_priv(netdev);
2550 int i, offset = eeprom->offset, len = eeprom->len;
2551
2552 if (eeprom->magic != JME_EEPROM_MAGIC)
2553 return -EINVAL;
2554
2555 /*
2556 * ethtool will check the boundary for us
2557 */
2558 for (i = 0 ; i < len ; ++i)
2559 jme_smb_write(jme, i + offset, data[i]);
2560
2561 return 0;
2562 }
2563
2564 static const struct ethtool_ops jme_ethtool_ops = {
2565 .get_drvinfo = jme_get_drvinfo,
2566 .get_regs_len = jme_get_regs_len,
2567 .get_regs = jme_get_regs,
2568 .get_coalesce = jme_get_coalesce,
2569 .set_coalesce = jme_set_coalesce,
2570 .get_pauseparam = jme_get_pauseparam,
2571 .set_pauseparam = jme_set_pauseparam,
2572 .get_wol = jme_get_wol,
2573 .set_wol = jme_set_wol,
2574 .get_settings = jme_get_settings,
2575 .set_settings = jme_set_settings,
2576 .get_link = jme_get_link,
2577 .get_msglevel = jme_get_msglevel,
2578 .set_msglevel = jme_set_msglevel,
2579 .get_rx_csum = jme_get_rx_csum,
2580 .set_rx_csum = jme_set_rx_csum,
2581 .set_tx_csum = jme_set_tx_csum,
2582 .set_tso = jme_set_tso,
2583 .set_sg = ethtool_op_set_sg,
2584 .nway_reset = jme_nway_reset,
2585 .get_eeprom_len = jme_get_eeprom_len,
2586 .get_eeprom = jme_get_eeprom,
2587 .set_eeprom = jme_set_eeprom,
2588 };
2589
2590 static int
2591 jme_pci_dma64(struct pci_dev *pdev)
2592 {
2593 if (!pci_set_dma_mask(pdev, DMA_32BIT_MASK))
2594 if (!pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK))
2595 return 0;
2596
2597 return -1;
2598 }
2599
2600 static inline void
2601 jme_phy_init(struct jme_adapter *jme)
2602 {
2603 u16 reg26;
2604
2605 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2606 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2607 }
2608
2609 static inline void
2610 jme_check_hw_ver(struct jme_adapter *jme)
2611 {
2612 u32 chipmode;
2613
2614 chipmode = jread32(jme, JME_CHIPMODE);
2615
2616 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
2617 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
2618 }
2619
2620 static const struct net_device_ops jme_netdev_ops = {
2621 .ndo_open = jme_open,
2622 .ndo_stop = jme_close,
2623 .ndo_validate_addr = eth_validate_addr,
2624 .ndo_start_xmit = jme_start_xmit,
2625 .ndo_set_mac_address = jme_set_macaddr,
2626 .ndo_set_multicast_list = jme_set_multi,
2627 .ndo_change_mtu = jme_change_mtu,
2628 .ndo_tx_timeout = jme_tx_timeout,
2629 .ndo_vlan_rx_register = jme_vlan_rx_register,
2630 };
2631
2632 static int __devinit
2633 jme_init_one(struct pci_dev *pdev,
2634 const struct pci_device_id *ent)
2635 {
2636 int rc = 0, using_dac, i;
2637 struct net_device *netdev;
2638 struct jme_adapter *jme;
2639 u16 bmcr, bmsr;
2640 u32 apmc;
2641
2642 /*
2643 * set up PCI device basics
2644 */
2645 rc = pci_enable_device(pdev);
2646 if (rc) {
2647 jeprintk(pdev, "Cannot enable PCI device.\n");
2648 goto err_out;
2649 }
2650
2651 using_dac = jme_pci_dma64(pdev);
2652 if (using_dac < 0) {
2653 jeprintk(pdev, "Cannot set PCI DMA Mask.\n");
2654 rc = -EIO;
2655 goto err_out_disable_pdev;
2656 }
2657
2658 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
2659 jeprintk(pdev, "No PCI resource region found.\n");
2660 rc = -ENOMEM;
2661 goto err_out_disable_pdev;
2662 }
2663
2664 rc = pci_request_regions(pdev, DRV_NAME);
2665 if (rc) {
2666 jeprintk(pdev, "Cannot obtain PCI resource region.\n");
2667 goto err_out_disable_pdev;
2668 }
2669
2670 pci_set_master(pdev);
2671
2672 /*
2673 * alloc and init net device
2674 */
2675 netdev = alloc_etherdev(sizeof(*jme));
2676 if (!netdev) {
2677 jeprintk(pdev, "Cannot allocate netdev structure.\n");
2678 rc = -ENOMEM;
2679 goto err_out_release_regions;
2680 }
2681 netdev->netdev_ops = &jme_netdev_ops;
2682 netdev->ethtool_ops = &jme_ethtool_ops;
2683 netdev->watchdog_timeo = TX_TIMEOUT;
2684 netdev->features = NETIF_F_HW_CSUM |
2685 NETIF_F_SG |
2686 NETIF_F_TSO |
2687 NETIF_F_TSO6 |
2688 NETIF_F_HW_VLAN_TX |
2689 NETIF_F_HW_VLAN_RX;
2690 if (using_dac)
2691 netdev->features |= NETIF_F_HIGHDMA;
2692
2693 SET_NETDEV_DEV(netdev, &pdev->dev);
2694 pci_set_drvdata(pdev, netdev);
2695
2696 /*
2697 * init adapter info
2698 */
2699 jme = netdev_priv(netdev);
2700 jme->pdev = pdev;
2701 jme->dev = netdev;
2702 jme->jme_rx = netif_rx;
2703 jme->jme_vlan_rx = vlan_hwaccel_rx;
2704 jme->old_mtu = netdev->mtu = 1500;
2705 jme->phylink = 0;
2706 jme->tx_ring_size = 1 << 10;
2707 jme->tx_ring_mask = jme->tx_ring_size - 1;
2708 jme->tx_wake_threshold = 1 << 9;
2709 jme->rx_ring_size = 1 << 9;
2710 jme->rx_ring_mask = jme->rx_ring_size - 1;
2711 jme->msg_enable = JME_DEF_MSG_ENABLE;
2712 jme->regs = ioremap(pci_resource_start(pdev, 0),
2713 pci_resource_len(pdev, 0));
2714 if (!(jme->regs)) {
2715 jeprintk(pdev, "Mapping PCI resource region error.\n");
2716 rc = -ENOMEM;
2717 goto err_out_free_netdev;
2718 }
2719 jme->shadow_regs = pci_alloc_consistent(pdev,
2720 sizeof(u32) * SHADOW_REG_NR,
2721 &(jme->shadow_dma));
2722 if (!(jme->shadow_regs)) {
2723 jeprintk(pdev, "Allocating shadow register mapping error.\n");
2724 rc = -ENOMEM;
2725 goto err_out_unmap;
2726 }
2727
2728 if (no_pseudohp) {
2729 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
2730 jwrite32(jme, JME_APMC, apmc);
2731 } else if (force_pseudohp) {
2732 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
2733 jwrite32(jme, JME_APMC, apmc);
2734 }
2735
2736 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, jme->rx_ring_size >> 2)
2737
2738 spin_lock_init(&jme->phy_lock);
2739 spin_lock_init(&jme->macaddr_lock);
2740 spin_lock_init(&jme->rxmcs_lock);
2741
2742 atomic_set(&jme->link_changing, 1);
2743 atomic_set(&jme->rx_cleaning, 1);
2744 atomic_set(&jme->tx_cleaning, 1);
2745 atomic_set(&jme->rx_empty, 1);
2746
2747 tasklet_init(&jme->pcc_task,
2748 &jme_pcc_tasklet,
2749 (unsigned long) jme);
2750 tasklet_init(&jme->linkch_task,
2751 &jme_link_change_tasklet,
2752 (unsigned long) jme);
2753 tasklet_init(&jme->txclean_task,
2754 &jme_tx_clean_tasklet,
2755 (unsigned long) jme);
2756 tasklet_init(&jme->rxclean_task,
2757 &jme_rx_clean_tasklet,
2758 (unsigned long) jme);
2759 tasklet_init(&jme->rxempty_task,
2760 &jme_rx_empty_tasklet,
2761 (unsigned long) jme);
2762 tasklet_disable_nosync(&jme->txclean_task);
2763 tasklet_disable_nosync(&jme->rxclean_task);
2764 tasklet_disable_nosync(&jme->rxempty_task);
2765 jme->dpi.cur = PCC_P1;
2766
2767 jme->reg_ghc = 0;
2768 jme->reg_rxcs = RXCS_DEFAULT;
2769 jme->reg_rxmcs = RXMCS_DEFAULT;
2770 jme->reg_txpfc = 0;
2771 jme->reg_pmcs = PMCS_MFEN;
2772 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2773 set_bit(JME_FLAG_TSO, &jme->flags);
2774
2775 /*
2776 * Get Max Read Req Size from PCI Config Space
2777 */
2778 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
2779 jme->mrrs &= PCI_DCSR_MRRS_MASK;
2780 switch (jme->mrrs) {
2781 case MRRS_128B:
2782 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
2783 break;
2784 case MRRS_256B:
2785 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
2786 break;
2787 default:
2788 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
2789 break;
2790 };
2791
2792 /*
2793 * Must check before reset_mac_processor
2794 */
2795 jme_check_hw_ver(jme);
2796 jme->mii_if.dev = netdev;
2797 if (jme->fpgaver) {
2798 jme->mii_if.phy_id = 0;
2799 for (i = 1 ; i < 32 ; ++i) {
2800 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
2801 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
2802 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
2803 jme->mii_if.phy_id = i;
2804 break;
2805 }
2806 }
2807
2808 if (!jme->mii_if.phy_id) {
2809 rc = -EIO;
2810 jeprintk(pdev, "Can not find phy_id.\n");
2811 goto err_out_free_shadow;
2812 }
2813
2814 jme->reg_ghc |= GHC_LINK_POLL;
2815 } else {
2816 jme->mii_if.phy_id = 1;
2817 }
2818 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
2819 jme->mii_if.supports_gmii = true;
2820 else
2821 jme->mii_if.supports_gmii = false;
2822 jme->mii_if.mdio_read = jme_mdio_read;
2823 jme->mii_if.mdio_write = jme_mdio_write;
2824
2825 jme_clear_pm(jme);
2826 jme_set_phyfifoa(jme);
2827 pci_read_config_byte(pdev, PCI_REVISION_ID, &jme->rev);
2828 if (!jme->fpgaver)
2829 jme_phy_init(jme);
2830 jme_phy_off(jme);
2831
2832 /*
2833 * Reset MAC processor and reload EEPROM for MAC Address
2834 */
2835 jme_reset_mac_processor(jme);
2836 rc = jme_reload_eeprom(jme);
2837 if (rc) {
2838 jeprintk(pdev,
2839 "Reload eeprom for reading MAC Address error.\n");
2840 goto err_out_free_shadow;
2841 }
2842 jme_load_macaddr(netdev);
2843
2844 /*
2845 * Tell stack that we are not ready to work until open()
2846 */
2847 netif_carrier_off(netdev);
2848 netif_stop_queue(netdev);
2849
2850 /*
2851 * Register netdev
2852 */
2853 rc = register_netdev(netdev);
2854 if (rc) {
2855 jeprintk(pdev, "Cannot register net device.\n");
2856 goto err_out_free_shadow;
2857 }
2858
2859 msg_probe(jme, "JMC250 gigabit%s ver:%x rev:%x macaddr:%pM\n",
2860 (jme->fpgaver != 0) ? " (FPGA)" : "",
2861 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
2862 jme->rev, netdev->dev_addr);
2863
2864 return 0;
2865
2866 err_out_free_shadow:
2867 pci_free_consistent(pdev,
2868 sizeof(u32) * SHADOW_REG_NR,
2869 jme->shadow_regs,
2870 jme->shadow_dma);
2871 err_out_unmap:
2872 iounmap(jme->regs);
2873 err_out_free_netdev:
2874 pci_set_drvdata(pdev, NULL);
2875 free_netdev(netdev);
2876 err_out_release_regions:
2877 pci_release_regions(pdev);
2878 err_out_disable_pdev:
2879 pci_disable_device(pdev);
2880 err_out:
2881 return rc;
2882 }
2883
2884 static void __devexit
2885 jme_remove_one(struct pci_dev *pdev)
2886 {
2887 struct net_device *netdev = pci_get_drvdata(pdev);
2888 struct jme_adapter *jme = netdev_priv(netdev);
2889
2890 unregister_netdev(netdev);
2891 pci_free_consistent(pdev,
2892 sizeof(u32) * SHADOW_REG_NR,
2893 jme->shadow_regs,
2894 jme->shadow_dma);
2895 iounmap(jme->regs);
2896 pci_set_drvdata(pdev, NULL);
2897 free_netdev(netdev);
2898 pci_release_regions(pdev);
2899 pci_disable_device(pdev);
2900
2901 }
2902
2903 #ifdef CONFIG_PM
2904 static int
2905 jme_suspend(struct pci_dev *pdev, pm_message_t state)
2906 {
2907 struct net_device *netdev = pci_get_drvdata(pdev);
2908 struct jme_adapter *jme = netdev_priv(netdev);
2909
2910 atomic_dec(&jme->link_changing);
2911
2912 netif_device_detach(netdev);
2913 netif_stop_queue(netdev);
2914 jme_stop_irq(jme);
2915
2916 tasklet_disable(&jme->txclean_task);
2917 tasklet_disable(&jme->rxclean_task);
2918 tasklet_disable(&jme->rxempty_task);
2919
2920 jme_disable_shadow(jme);
2921
2922 if (netif_carrier_ok(netdev)) {
2923 if (test_bit(JME_FLAG_POLL, &jme->flags))
2924 jme_polling_mode(jme);
2925
2926 jme_stop_pcc_timer(jme);
2927 jme_reset_ghc_speed(jme);
2928 jme_disable_rx_engine(jme);
2929 jme_disable_tx_engine(jme);
2930 jme_reset_mac_processor(jme);
2931 jme_free_rx_resources(jme);
2932 jme_free_tx_resources(jme);
2933 netif_carrier_off(netdev);
2934 jme->phylink = 0;
2935 }
2936
2937 tasklet_enable(&jme->txclean_task);
2938 tasklet_hi_enable(&jme->rxclean_task);
2939 tasklet_hi_enable(&jme->rxempty_task);
2940
2941 pci_save_state(pdev);
2942 if (jme->reg_pmcs) {
2943 jme_set_100m_half(jme);
2944
2945 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2946 jme_wait_link(jme);
2947
2948 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
2949
2950 pci_enable_wake(pdev, PCI_D3cold, true);
2951 } else {
2952 jme_phy_off(jme);
2953 }
2954 pci_set_power_state(pdev, PCI_D3cold);
2955
2956 return 0;
2957 }
2958
2959 static int
2960 jme_resume(struct pci_dev *pdev)
2961 {
2962 struct net_device *netdev = pci_get_drvdata(pdev);
2963 struct jme_adapter *jme = netdev_priv(netdev);
2964
2965 jme_clear_pm(jme);
2966 pci_restore_state(pdev);
2967
2968 if (test_bit(JME_FLAG_SSET, &jme->flags))
2969 jme_set_settings(netdev, &jme->old_ecmd);
2970 else
2971 jme_reset_phy_processor(jme);
2972
2973 jme_enable_shadow(jme);
2974 jme_start_irq(jme);
2975 netif_device_attach(netdev);
2976
2977 atomic_inc(&jme->link_changing);
2978
2979 jme_reset_link(jme);
2980
2981 return 0;
2982 }
2983 #endif
2984
2985 static struct pci_device_id jme_pci_tbl[] = {
2986 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
2987 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
2988 { }
2989 };
2990
2991 static struct pci_driver jme_driver = {
2992 .name = DRV_NAME,
2993 .id_table = jme_pci_tbl,
2994 .probe = jme_init_one,
2995 .remove = __devexit_p(jme_remove_one),
2996 #ifdef CONFIG_PM
2997 .suspend = jme_suspend,
2998 .resume = jme_resume,
2999 #endif /* CONFIG_PM */
3000 };
3001
3002 static int __init
3003 jme_init_module(void)
3004 {
3005 printk(KERN_INFO PFX "JMicron JMC250 gigabit ethernet "
3006 "driver version %s\n", DRV_VERSION);
3007 return pci_register_driver(&jme_driver);
3008 }
3009
3010 static void __exit
3011 jme_cleanup_module(void)
3012 {
3013 pci_unregister_driver(&jme_driver);
3014 }
3015
3016 module_init(jme_init_module);
3017 module_exit(jme_cleanup_module);
3018
3019 MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3020 MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3021 MODULE_LICENSE("GPL");
3022 MODULE_VERSION(DRV_VERSION);
3023 MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
3024
Support for the Chinese Samsung S3C2440 based development boards