befs: annotate fs32 on tests for superblock endianness

[linux-2.6/mini2440.git] / drivers / net / bnx2x_reg.h

/* bnx2x_reg.h: Broadcom Everest network driver.
 *
 * Copyright (c) 2007-2008 Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation.
 *
 * The registers description starts with the register Access type followed
 * by size in bits. For example [RW 32]. The access types are:
 * R  - Read only
 * RC - Clear on read
 * RW - Read/Write
 * ST - Statistics register (clear on read)
 * W  - Write only
 * WB - Wide bus register - the size is over 32 bits and it should be
 *      read/write in consecutive 32 bits accesses
 * WR - Write Clear (write 1 to clear the bit)
 *
 */


/* [R 19] Interrupt register #0 read */
#define BRB1_REG_BRB1_INT_STS                                    0x6011c
/* [RW 4] Parity mask register #0 read/write */
#define BRB1_REG_BRB1_PRTY_MASK                                  0x60138
/* [R 4] Parity register #0 read */
#define BRB1_REG_BRB1_PRTY_STS                                   0x6012c
/* [RW 10] At address BRB1_IND_FREE_LIST_PRS_CRDT initialize free head. At
   address BRB1_IND_FREE_LIST_PRS_CRDT+1 initialize free tail. At address
   BRB1_IND_FREE_LIST_PRS_CRDT+2 initialize parser initial credit. */
#define BRB1_REG_FREE_LIST_PRS_CRDT                              0x60200
/* [RW 23] LL RAM data. */
#define BRB1_REG_LL_RAM                                          0x61000
/* [R 24] The number of full blocks. */
#define BRB1_REG_NUM_OF_FULL_BLOCKS                              0x60090
/* [ST 32] The number of cycles that the write_full signal towards MAC #0
   was asserted. */
#define BRB1_REG_NUM_OF_FULL_CYCLES_0                            0x600c8
#define BRB1_REG_NUM_OF_FULL_CYCLES_1                            0x600cc
#define BRB1_REG_NUM_OF_FULL_CYCLES_4                            0x600d8
/* [ST 32] The number of cycles that the pause signal towards MAC #0 was
   asserted. */
#define BRB1_REG_NUM_OF_PAUSE_CYCLES_0                           0x600b8
#define BRB1_REG_NUM_OF_PAUSE_CYCLES_1                           0x600bc
/* [RW 10] Write client 0: De-assert pause threshold. */
#define BRB1_REG_PAUSE_HIGH_THRESHOLD_0                          0x60078
#define BRB1_REG_PAUSE_HIGH_THRESHOLD_1                          0x6007c
/* [RW 10] Write client 0: Assert pause threshold. */
#define BRB1_REG_PAUSE_LOW_THRESHOLD_0                           0x60068
#define BRB1_REG_PAUSE_LOW_THRESHOLD_1                           0x6006c
/* [R 24] The number of full blocks occupied by port. */
#define BRB1_REG_PORT_NUM_OCC_BLOCKS_0                           0x60094
/* [RW 1] Reset the design by software. */
#define BRB1_REG_SOFT_RESET                                      0x600dc
/* [R 5] Used to read the value of the XX protection CAM occupancy counter. */
#define CCM_REG_CAM_OCCUP                                        0xd0188
/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CCM_CFC_IFEN                                     0xd003c
/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CCM_CQM_IFEN                                     0xd000c
/* [RW 1] If set the Q index; received from the QM is inserted to event ID.
   Otherwise 0 is inserted. */
#define CCM_REG_CCM_CQM_USE_Q                                    0xd00c0
/* [RW 11] Interrupt mask register #0 read/write */
#define CCM_REG_CCM_INT_MASK                                     0xd01e4
/* [R 11] Interrupt register #0 read */
#define CCM_REG_CCM_INT_STS                                      0xd01d8
/* [R 27] Parity register #0 read */
#define CCM_REG_CCM_PRTY_STS                                     0xd01e8
/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS
   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).
   Is used to determine the number of the AG context REG-pairs written back;
   when the input message Reg1WbFlg isn't set. */
#define CCM_REG_CCM_REG0_SZ                                      0xd00c4
/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CCM_STORM0_IFEN                                  0xd0004
/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CCM_STORM1_IFEN                                  0xd0008
/* [RW 1] CDU AG read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define CCM_REG_CDU_AG_RD_IFEN                                   0xd0030
/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input
   are disregarded; all other signals are treated as usual; if 1 - normal
   activity. */
#define CCM_REG_CDU_AG_WR_IFEN                                   0xd002c
/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define CCM_REG_CDU_SM_RD_IFEN                                   0xd0038
/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid
   input is disregarded; all other signals are treated as usual; if 1 -
   normal activity. */
#define CCM_REG_CDU_SM_WR_IFEN                                   0xd0034
/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 1 at start-up. */
#define CCM_REG_CFC_INIT_CRD                                     0xd0204
/* [RW 2] Auxillary counter flag Q number 1. */
#define CCM_REG_CNT_AUX1_Q                                       0xd00c8
/* [RW 2] Auxillary counter flag Q number 2. */
#define CCM_REG_CNT_AUX2_Q                                       0xd00cc
/* [RW 28] The CM header value for QM request (primary). */
#define CCM_REG_CQM_CCM_HDR_P                                    0xd008c
/* [RW 28] The CM header value for QM request (secondary). */
#define CCM_REG_CQM_CCM_HDR_S                                    0xd0090
/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CQM_CCM_IFEN                                     0xd0014
/* [RW 6] QM output initial credit. Max credit available - 32. Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 32 at start-up. */
#define CCM_REG_CQM_INIT_CRD                                     0xd020c
/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0
   stands for weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define CCM_REG_CQM_P_WEIGHT                                     0xd00b8
/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_CSDM_IFEN                                        0xd0018
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the SDM interface is detected. */
#define CCM_REG_CSDM_LENGTH_MIS                                  0xd0170
/* [RW 28] The CM header for QM formatting in case of an error in the QM
   inputs. */
#define CCM_REG_ERR_CCM_HDR                                      0xd0094
/* [RW 8] The Event ID in case the input message ErrorFlg is set. */
#define CCM_REG_ERR_EVNT_ID                                      0xd0098
/* [RW 8] FIC0 output initial credit. Max credit available - 255. Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define CCM_REG_FIC0_INIT_CRD                                    0xd0210
/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define CCM_REG_FIC1_INIT_CRD                                    0xd0214
/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1
   - strict priority defined by ~ccm_registers_gr_ag_pr.gr_ag_pr;
   ~ccm_registers_gr_ld0_pr.gr_ld0_pr and
   ~ccm_registers_gr_ld1_pr.gr_ld1_pr. Groups are according to channels and
   outputs to STORM: aggregation; load FIC0; load FIC1 and store. */
#define CCM_REG_GR_ARB_TYPE                                      0xd015c
/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed; that the Store channel priority is
   the compliment to 4 of the rest priorities - Aggregation channel; Load
   (FIC0) channel and Load (FIC1). */
#define CCM_REG_GR_LD0_PR                                        0xd0164
/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed; that the Store channel priority is
   the compliment to 4 of the rest priorities - Aggregation channel; Load
   (FIC0) channel and Load (FIC1). */
#define CCM_REG_GR_LD1_PR                                        0xd0168
/* [RW 2] General flags index. */
#define CCM_REG_INV_DONE_Q                                       0xd0108
/* [RW 4] The number of double REG-pairs(128 bits); loaded from the STORM
   context and sent to STORM; for a specific connection type. The double
   REG-pairs are used in order to align to STORM context row size of 128
   bits. The offset of these data in the STORM context is always 0. Index
   _(0..15) stands for the connection type (one of 16). */
#define CCM_REG_N_SM_CTX_LD_0                                    0xd004c
#define CCM_REG_N_SM_CTX_LD_1                                    0xd0050
#define CCM_REG_N_SM_CTX_LD_10                                   0xd0074
#define CCM_REG_N_SM_CTX_LD_11                                   0xd0078
#define CCM_REG_N_SM_CTX_LD_12                                   0xd007c
#define CCM_REG_N_SM_CTX_LD_13                                   0xd0080
#define CCM_REG_N_SM_CTX_LD_14                                   0xd0084
#define CCM_REG_N_SM_CTX_LD_15                                   0xd0088
#define CCM_REG_N_SM_CTX_LD_2                                    0xd0054
#define CCM_REG_N_SM_CTX_LD_3                                    0xd0058
#define CCM_REG_N_SM_CTX_LD_4                                    0xd005c
/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define CCM_REG_PBF_IFEN                                         0xd0028
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the pbf interface is detected. */
#define CCM_REG_PBF_LENGTH_MIS                                   0xd0180
/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define CCM_REG_PBF_WEIGHT                                       0xd00ac
#define CCM_REG_PHYS_QNUM1_0                                     0xd0134
#define CCM_REG_PHYS_QNUM1_1                                     0xd0138
#define CCM_REG_PHYS_QNUM2_0                                     0xd013c
#define CCM_REG_PHYS_QNUM2_1                                     0xd0140
#define CCM_REG_PHYS_QNUM3_0                                     0xd0144
#define CCM_REG_PHYS_QNUM3_1                                     0xd0148
#define CCM_REG_QOS_PHYS_QNUM0_0                                 0xd0114
#define CCM_REG_QOS_PHYS_QNUM0_1                                 0xd0118
#define CCM_REG_QOS_PHYS_QNUM1_0                                 0xd011c
#define CCM_REG_QOS_PHYS_QNUM1_1                                 0xd0120
#define CCM_REG_QOS_PHYS_QNUM2_0                                 0xd0124
#define CCM_REG_QOS_PHYS_QNUM2_1                                 0xd0128
#define CCM_REG_QOS_PHYS_QNUM3_0                                 0xd012c
#define CCM_REG_QOS_PHYS_QNUM3_1                                 0xd0130
/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define CCM_REG_STORM_CCM_IFEN                                   0xd0010
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the STORM interface is detected. */
#define CCM_REG_STORM_LENGTH_MIS                                 0xd016c
/* [RW 1] Input tsem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define CCM_REG_TSEM_IFEN                                        0xd001c
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the tsem interface is detected. */
#define CCM_REG_TSEM_LENGTH_MIS                                  0xd0174
/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define CCM_REG_TSEM_WEIGHT                                      0xd00a0
/* [RW 1] Input usem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define CCM_REG_USEM_IFEN                                        0xd0024
/* [RC 1] Set when message length mismatch (relative to last indication) at
   the usem interface is detected. */
#define CCM_REG_USEM_LENGTH_MIS                                  0xd017c
/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define CCM_REG_USEM_WEIGHT                                      0xd00a8
/* [RW 1] Input xsem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define CCM_REG_XSEM_IFEN                                        0xd0020
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the xsem interface is detected. */
#define CCM_REG_XSEM_LENGTH_MIS                                  0xd0178
/* [RW 3] The weight of the input xsem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define CCM_REG_XSEM_WEIGHT                                      0xd00a4
/* [RW 19] Indirect access to the descriptor table of the XX protection
   mechanism. The fields are: [5:0] - message length; [12:6] - message
   pointer; 18:13] - next pointer. */
#define CCM_REG_XX_DESCR_TABLE                                   0xd0300
#define CCM_REG_XX_DESCR_TABLE_SIZE                              36
/* [R 7] Used to read the value of XX protection Free counter. */
#define CCM_REG_XX_FREE                                          0xd0184
/* [RW 6] Initial value for the credit counter; responsible for fulfilling
   of the Input Stage XX protection buffer by the XX protection pending
   messages. Max credit available - 127. Write writes the initial credit
   value; read returns the current value of the credit counter. Must be
   initialized to maximum XX protected message size - 2 at start-up. */
#define CCM_REG_XX_INIT_CRD                                      0xd0220
/* [RW 7] The maximum number of pending messages; which may be stored in XX
   protection. At read the ~ccm_registers_xx_free.xx_free counter is read.
   At write comprises the start value of the ~ccm_registers_xx_free.xx_free
   counter. */
#define CCM_REG_XX_MSG_NUM                                       0xd0224
/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */
#define CCM_REG_XX_OVFL_EVNT_ID                                  0xd0044
/* [RW 18] Indirect access to the XX table of the XX protection mechanism.
   The fields are: [5:0] - tail pointer; 11:6] - Link List size; 17:12] -
   header pointer. */
#define CCM_REG_XX_TABLE                                         0xd0280
#define CDU_REG_CDU_CHK_MASK0                                    0x101000
#define CDU_REG_CDU_CHK_MASK1                                    0x101004
#define CDU_REG_CDU_CONTROL0                                     0x101008
#define CDU_REG_CDU_DEBUG                                        0x101010
#define CDU_REG_CDU_GLOBAL_PARAMS                                0x101020
/* [RW 7] Interrupt mask register #0 read/write */
#define CDU_REG_CDU_INT_MASK                                     0x10103c
/* [R 7] Interrupt register #0 read */
#define CDU_REG_CDU_INT_STS                                      0x101030
/* [RW 5] Parity mask register #0 read/write */
#define CDU_REG_CDU_PRTY_MASK                                    0x10104c
/* [R 5] Parity register #0 read */
#define CDU_REG_CDU_PRTY_STS                                     0x101040
/* [RC 32] logging of error data in case of a CDU load error:
   {expected_cid[15:0]; xpected_type[2:0]; xpected_region[2:0]; ctive_error;
   ype_error; ctual_active; ctual_compressed_context}; */
#define CDU_REG_ERROR_DATA                                       0x101014
/* [WB 216] L1TT ram access. each entry has the following format :
   {mrege_regions[7:0]; ffset12[5:0]...offset0[5:0];
   ength12[5:0]...length0[5:0]; d12[3:0]...id0[3:0]} */
#define CDU_REG_L1TT                                             0x101800
/* [WB 24] MATT ram access. each entry has the following
   format:{RegionLength[11:0]; egionOffset[11:0]} */
#define CDU_REG_MATT                                             0x101100
/* [RW 1] when this bit is set the CDU operates in e1hmf mode */
#define CDU_REG_MF_MODE                                          0x101050
/* [R 1] indication the initializing the activity counter by the hardware
   was done. */
#define CFC_REG_AC_INIT_DONE                                     0x104078
/* [RW 13] activity counter ram access */
#define CFC_REG_ACTIVITY_COUNTER                                 0x104400
#define CFC_REG_ACTIVITY_COUNTER_SIZE                            256
/* [R 1] indication the initializing the cams by the hardware was done. */
#define CFC_REG_CAM_INIT_DONE                                    0x10407c
/* [RW 2] Interrupt mask register #0 read/write */
#define CFC_REG_CFC_INT_MASK                                     0x104108
/* [R 2] Interrupt register #0 read */
#define CFC_REG_CFC_INT_STS                                      0x1040fc
/* [RC 2] Interrupt register #0 read clear */
#define CFC_REG_CFC_INT_STS_CLR                                  0x104100
/* [RW 4] Parity mask register #0 read/write */
#define CFC_REG_CFC_PRTY_MASK                                    0x104118
/* [R 4] Parity register #0 read */
#define CFC_REG_CFC_PRTY_STS                                     0x10410c
/* [RW 21] CID cam access (21:1 - Data; alid - 0) */
#define CFC_REG_CID_CAM                                          0x104800
#define CFC_REG_CONTROL0                                         0x104028
#define CFC_REG_DEBUG0                                           0x104050
/* [RW 14] indicates per error (in #cfc_registers_cfc_error_vector.cfc_error
   vector) whether the cfc should be disabled upon it */
#define CFC_REG_DISABLE_ON_ERROR                                 0x104044
/* [RC 14] CFC error vector. when the CFC detects an internal error it will
   set one of these bits. the bit description can be found in CFC
   specifications */
#define CFC_REG_ERROR_VECTOR                                     0x10403c
#define CFC_REG_INIT_REG                                         0x10404c
/* [RW 24] {weight_load_client7[2:0] to weight_load_client0[2:0]}. this
   field allows changing the priorities of the weighted-round-robin arbiter
   which selects which CFC load client should be served next */
#define CFC_REG_LCREQ_WEIGHTS                                    0x104084
/* [RW 16] Link List ram access; data = {prev_lcid; ext_lcid} */
#define CFC_REG_LINK_LIST                                        0x104c00
#define CFC_REG_LINK_LIST_SIZE                                   256
/* [R 1] indication the initializing the link list by the hardware was done. */
#define CFC_REG_LL_INIT_DONE                                     0x104074
/* [R 9] Number of allocated LCIDs which are at empty state */
#define CFC_REG_NUM_LCIDS_ALLOC                                  0x104020
/* [R 9] Number of Arriving LCIDs in Link List Block */
#define CFC_REG_NUM_LCIDS_ARRIVING                               0x104004
/* [R 9] Number of Inside LCIDs in Link List Block */
#define CFC_REG_NUM_LCIDS_INSIDE                                 0x104008
/* [R 9] Number of Leaving LCIDs in Link List Block */
#define CFC_REG_NUM_LCIDS_LEAVING                                0x104018
/* [RW 8] The event id for aggregated interrupt 0 */
#define CSDM_REG_AGG_INT_EVENT_0                                 0xc2038
#define CSDM_REG_AGG_INT_EVENT_1                                 0xc203c
#define CSDM_REG_AGG_INT_EVENT_10                                0xc2060
#define CSDM_REG_AGG_INT_EVENT_11                                0xc2064
#define CSDM_REG_AGG_INT_EVENT_12                                0xc2068
#define CSDM_REG_AGG_INT_EVENT_13                                0xc206c
#define CSDM_REG_AGG_INT_EVENT_14                                0xc2070
#define CSDM_REG_AGG_INT_EVENT_15                                0xc2074
#define CSDM_REG_AGG_INT_EVENT_16                                0xc2078
#define CSDM_REG_AGG_INT_EVENT_17                                0xc207c
#define CSDM_REG_AGG_INT_EVENT_18                                0xc2080
#define CSDM_REG_AGG_INT_EVENT_19                                0xc2084
#define CSDM_REG_AGG_INT_EVENT_2                                 0xc2040
#define CSDM_REG_AGG_INT_EVENT_20                                0xc2088
#define CSDM_REG_AGG_INT_EVENT_21                                0xc208c
#define CSDM_REG_AGG_INT_EVENT_22                                0xc2090
#define CSDM_REG_AGG_INT_EVENT_23                                0xc2094
#define CSDM_REG_AGG_INT_EVENT_24                                0xc2098
#define CSDM_REG_AGG_INT_EVENT_25                                0xc209c
#define CSDM_REG_AGG_INT_EVENT_26                                0xc20a0
#define CSDM_REG_AGG_INT_EVENT_27                                0xc20a4
#define CSDM_REG_AGG_INT_EVENT_28                                0xc20a8
#define CSDM_REG_AGG_INT_EVENT_29                                0xc20ac
#define CSDM_REG_AGG_INT_EVENT_3                                 0xc2044
#define CSDM_REG_AGG_INT_EVENT_30                                0xc20b0
#define CSDM_REG_AGG_INT_EVENT_31                                0xc20b4
#define CSDM_REG_AGG_INT_EVENT_4                                 0xc2048
/* [RW 1] The T bit for aggregated interrupt 0 */
#define CSDM_REG_AGG_INT_T_0                                     0xc20b8
#define CSDM_REG_AGG_INT_T_1                                     0xc20bc
#define CSDM_REG_AGG_INT_T_10                                    0xc20e0
#define CSDM_REG_AGG_INT_T_11                                    0xc20e4
#define CSDM_REG_AGG_INT_T_12                                    0xc20e8
#define CSDM_REG_AGG_INT_T_13                                    0xc20ec
#define CSDM_REG_AGG_INT_T_14                                    0xc20f0
#define CSDM_REG_AGG_INT_T_15                                    0xc20f4
#define CSDM_REG_AGG_INT_T_16                                    0xc20f8
#define CSDM_REG_AGG_INT_T_17                                    0xc20fc
#define CSDM_REG_AGG_INT_T_18                                    0xc2100
#define CSDM_REG_AGG_INT_T_19                                    0xc2104
/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */
#define CSDM_REG_CFC_RSP_START_ADDR                              0xc2008
/* [RW 16] The maximum value of the competion counter #0 */
#define CSDM_REG_CMP_COUNTER_MAX0                                0xc201c
/* [RW 16] The maximum value of the competion counter #1 */
#define CSDM_REG_CMP_COUNTER_MAX1                                0xc2020
/* [RW 16] The maximum value of the competion counter #2 */
#define CSDM_REG_CMP_COUNTER_MAX2                                0xc2024
/* [RW 16] The maximum value of the competion counter #3 */
#define CSDM_REG_CMP_COUNTER_MAX3                                0xc2028
/* [RW 13] The start address in the internal RAM for the completion
   counters. */
#define CSDM_REG_CMP_COUNTER_START_ADDR                          0xc200c
/* [RW 32] Interrupt mask register #0 read/write */
#define CSDM_REG_CSDM_INT_MASK_0                                 0xc229c
#define CSDM_REG_CSDM_INT_MASK_1                                 0xc22ac
/* [R 32] Interrupt register #0 read */
#define CSDM_REG_CSDM_INT_STS_0                                  0xc2290
#define CSDM_REG_CSDM_INT_STS_1                                  0xc22a0
/* [RW 11] Parity mask register #0 read/write */
#define CSDM_REG_CSDM_PRTY_MASK                                  0xc22bc
/* [R 11] Parity register #0 read */
#define CSDM_REG_CSDM_PRTY_STS                                   0xc22b0
#define CSDM_REG_ENABLE_IN1                                      0xc2238
#define CSDM_REG_ENABLE_IN2                                      0xc223c
#define CSDM_REG_ENABLE_OUT1                                     0xc2240
#define CSDM_REG_ENABLE_OUT2                                     0xc2244
/* [RW 4] The initial number of messages that can be sent to the pxp control
   interface without receiving any ACK. */
#define CSDM_REG_INIT_CREDIT_PXP_CTRL                            0xc24bc
/* [ST 32] The number of ACK after placement messages received */
#define CSDM_REG_NUM_OF_ACK_AFTER_PLACE                          0xc227c
/* [ST 32] The number of packet end messages received from the parser */
#define CSDM_REG_NUM_OF_PKT_END_MSG                              0xc2274
/* [ST 32] The number of requests received from the pxp async if */
#define CSDM_REG_NUM_OF_PXP_ASYNC_REQ                            0xc2278
/* [ST 32] The number of commands received in queue 0 */
#define CSDM_REG_NUM_OF_Q0_CMD                                   0xc2248
/* [ST 32] The number of commands received in queue 10 */
#define CSDM_REG_NUM_OF_Q10_CMD                                  0xc226c
/* [ST 32] The number of commands received in queue 11 */
#define CSDM_REG_NUM_OF_Q11_CMD                                  0xc2270
/* [ST 32] The number of commands received in queue 1 */
#define CSDM_REG_NUM_OF_Q1_CMD                                   0xc224c
/* [ST 32] The number of commands received in queue 3 */
#define CSDM_REG_NUM_OF_Q3_CMD                                   0xc2250
/* [ST 32] The number of commands received in queue 4 */
#define CSDM_REG_NUM_OF_Q4_CMD                                   0xc2254
/* [ST 32] The number of commands received in queue 5 */
#define CSDM_REG_NUM_OF_Q5_CMD                                   0xc2258
/* [ST 32] The number of commands received in queue 6 */
#define CSDM_REG_NUM_OF_Q6_CMD                                   0xc225c
/* [ST 32] The number of commands received in queue 7 */
#define CSDM_REG_NUM_OF_Q7_CMD                                   0xc2260
/* [ST 32] The number of commands received in queue 8 */
#define CSDM_REG_NUM_OF_Q8_CMD                                   0xc2264
/* [ST 32] The number of commands received in queue 9 */
#define CSDM_REG_NUM_OF_Q9_CMD                                   0xc2268
/* [RW 13] The start address in the internal RAM for queue counters */
#define CSDM_REG_Q_COUNTER_START_ADDR                            0xc2010
/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */
#define CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY                        0xc2548
/* [R 1] parser fifo empty in sdm_sync block */
#define CSDM_REG_SYNC_PARSER_EMPTY                               0xc2550
/* [R 1] parser serial fifo empty in sdm_sync block */
#define CSDM_REG_SYNC_SYNC_EMPTY                                 0xc2558
/* [RW 32] Tick for timer counter. Applicable only when
   ~csdm_registers_timer_tick_enable.timer_tick_enable =1 */
#define CSDM_REG_TIMER_TICK                                      0xc2000
/* [RW 5] The number of time_slots in the arbitration cycle */
#define CSEM_REG_ARB_CYCLE_SIZE                                  0x200034
/* [RW 3] The source that is associated with arbitration element 0. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2 */
#define CSEM_REG_ARB_ELEMENT0                                    0x200020
/* [RW 3] The source that is associated with arbitration element 1. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~csem_registers_arb_element0.arb_element0 */
#define CSEM_REG_ARB_ELEMENT1                                    0x200024
/* [RW 3] The source that is associated with arbitration element 2. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~csem_registers_arb_element0.arb_element0
   and ~csem_registers_arb_element1.arb_element1 */
#define CSEM_REG_ARB_ELEMENT2                                    0x200028
/* [RW 3] The source that is associated with arbitration element 3. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could
   not be equal to register ~csem_registers_arb_element0.arb_element0 and
   ~csem_registers_arb_element1.arb_element1 and
   ~csem_registers_arb_element2.arb_element2 */
#define CSEM_REG_ARB_ELEMENT3                                    0x20002c
/* [RW 3] The source that is associated with arbitration element 4. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~csem_registers_arb_element0.arb_element0
   and ~csem_registers_arb_element1.arb_element1 and
   ~csem_registers_arb_element2.arb_element2 and
   ~csem_registers_arb_element3.arb_element3 */
#define CSEM_REG_ARB_ELEMENT4                                    0x200030
/* [RW 32] Interrupt mask register #0 read/write */
#define CSEM_REG_CSEM_INT_MASK_0                                 0x200110
#define CSEM_REG_CSEM_INT_MASK_1                                 0x200120
/* [R 32] Interrupt register #0 read */
#define CSEM_REG_CSEM_INT_STS_0                                  0x200104
#define CSEM_REG_CSEM_INT_STS_1                                  0x200114
/* [RW 32] Parity mask register #0 read/write */
#define CSEM_REG_CSEM_PRTY_MASK_0                                0x200130
#define CSEM_REG_CSEM_PRTY_MASK_1                                0x200140
/* [R 32] Parity register #0 read */
#define CSEM_REG_CSEM_PRTY_STS_0                                 0x200124
#define CSEM_REG_CSEM_PRTY_STS_1                                 0x200134
#define CSEM_REG_ENABLE_IN                                       0x2000a4
#define CSEM_REG_ENABLE_OUT                                      0x2000a8
/* [RW 32] This address space contains all registers and memories that are
   placed in SEM_FAST block. The SEM_FAST registers are described in
   appendix B. In order to access the sem_fast registers the base address
   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */
#define CSEM_REG_FAST_MEMORY                                     0x220000
/* [RW 1] Disables input messages from FIC0 May be updated during run_time
   by the microcode */
#define CSEM_REG_FIC0_DISABLE                                    0x200224
/* [RW 1] Disables input messages from FIC1 May be updated during run_time
   by the microcode */
#define CSEM_REG_FIC1_DISABLE                                    0x200234
/* [RW 15] Interrupt table Read and write access to it is not possible in
   the middle of the work */
#define CSEM_REG_INT_TABLE                                       0x200400
/* [ST 24] Statistics register. The number of messages that entered through
   FIC0 */
#define CSEM_REG_MSG_NUM_FIC0                                    0x200000
/* [ST 24] Statistics register. The number of messages that entered through
   FIC1 */
#define CSEM_REG_MSG_NUM_FIC1                                    0x200004
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC0 */
#define CSEM_REG_MSG_NUM_FOC0                                    0x200008
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC1 */
#define CSEM_REG_MSG_NUM_FOC1                                    0x20000c
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC2 */
#define CSEM_REG_MSG_NUM_FOC2                                    0x200010
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC3 */
#define CSEM_REG_MSG_NUM_FOC3                                    0x200014
/* [RW 1] Disables input messages from the passive buffer May be updated
   during run_time by the microcode */
#define CSEM_REG_PAS_DISABLE                                     0x20024c
/* [WB 128] Debug only. Passive buffer memory */
#define CSEM_REG_PASSIVE_BUFFER                                  0x202000
/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */
#define CSEM_REG_PRAM                                            0x240000
/* [R 16] Valid sleeping threads indication have bit per thread */
#define CSEM_REG_SLEEP_THREADS_VALID                             0x20026c
/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */
#define CSEM_REG_SLOW_EXT_STORE_EMPTY                            0x2002a0
/* [RW 16] List of free threads . There is a bit per thread. */
#define CSEM_REG_THREADS_LIST                                    0x2002e4
/* [RW 3] The arbitration scheme of time_slot 0 */
#define CSEM_REG_TS_0_AS                                         0x200038
/* [RW 3] The arbitration scheme of time_slot 10 */
#define CSEM_REG_TS_10_AS                                        0x200060
/* [RW 3] The arbitration scheme of time_slot 11 */
#define CSEM_REG_TS_11_AS                                        0x200064
/* [RW 3] The arbitration scheme of time_slot 12 */
#define CSEM_REG_TS_12_AS                                        0x200068
/* [RW 3] The arbitration scheme of time_slot 13 */
#define CSEM_REG_TS_13_AS                                        0x20006c
/* [RW 3] The arbitration scheme of time_slot 14 */
#define CSEM_REG_TS_14_AS                                        0x200070
/* [RW 3] The arbitration scheme of time_slot 15 */
#define CSEM_REG_TS_15_AS                                        0x200074
/* [RW 3] The arbitration scheme of time_slot 16 */
#define CSEM_REG_TS_16_AS                                        0x200078
/* [RW 3] The arbitration scheme of time_slot 17 */
#define CSEM_REG_TS_17_AS                                        0x20007c
/* [RW 3] The arbitration scheme of time_slot 18 */
#define CSEM_REG_TS_18_AS                                        0x200080
/* [RW 3] The arbitration scheme of time_slot 1 */
#define CSEM_REG_TS_1_AS                                         0x20003c
/* [RW 3] The arbitration scheme of time_slot 2 */
#define CSEM_REG_TS_2_AS                                         0x200040
/* [RW 3] The arbitration scheme of time_slot 3 */
#define CSEM_REG_TS_3_AS                                         0x200044
/* [RW 3] The arbitration scheme of time_slot 4 */
#define CSEM_REG_TS_4_AS                                         0x200048
/* [RW 3] The arbitration scheme of time_slot 5 */
#define CSEM_REG_TS_5_AS                                         0x20004c
/* [RW 3] The arbitration scheme of time_slot 6 */
#define CSEM_REG_TS_6_AS                                         0x200050
/* [RW 3] The arbitration scheme of time_slot 7 */
#define CSEM_REG_TS_7_AS                                         0x200054
/* [RW 3] The arbitration scheme of time_slot 8 */
#define CSEM_REG_TS_8_AS                                         0x200058
/* [RW 3] The arbitration scheme of time_slot 9 */
#define CSEM_REG_TS_9_AS                                         0x20005c
/* [RW 1] Parity mask register #0 read/write */
#define DBG_REG_DBG_PRTY_MASK                                    0xc0a8
/* [R 1] Parity register #0 read */
#define DBG_REG_DBG_PRTY_STS                                     0xc09c
/* [RW 32] Commands memory. The address to command X; row Y is to calculated
   as 14*X+Y. */
#define DMAE_REG_CMD_MEM                                         0x102400
#define DMAE_REG_CMD_MEM_SIZE                                    224
/* [RW 1] If 0 - the CRC-16c initial value is all zeroes; if 1 - the CRC-16c
   initial value is all ones. */
#define DMAE_REG_CRC16C_INIT                                     0x10201c
/* [RW 1] If 0 - the CRC-16 T10 initial value is all zeroes; if 1 - the
   CRC-16 T10 initial value is all ones. */
#define DMAE_REG_CRC16T10_INIT                                   0x102020
/* [RW 2] Interrupt mask register #0 read/write */
#define DMAE_REG_DMAE_INT_MASK                                   0x102054
/* [RW 4] Parity mask register #0 read/write */
#define DMAE_REG_DMAE_PRTY_MASK                                  0x102064
/* [R 4] Parity register #0 read */
#define DMAE_REG_DMAE_PRTY_STS                                   0x102058
/* [RW 1] Command 0 go. */
#define DMAE_REG_GO_C0                                           0x102080
/* [RW 1] Command 1 go. */
#define DMAE_REG_GO_C1                                           0x102084
/* [RW 1] Command 10 go. */
#define DMAE_REG_GO_C10                                          0x102088
#define DMAE_REG_GO_C10_SIZE                                     1
/* [RW 1] Command 11 go. */
#define DMAE_REG_GO_C11                                          0x10208c
#define DMAE_REG_GO_C11_SIZE                                     1
/* [RW 1] Command 12 go. */
#define DMAE_REG_GO_C12                                          0x102090
#define DMAE_REG_GO_C12_SIZE                                     1
/* [RW 1] Command 13 go. */
#define DMAE_REG_GO_C13                                          0x102094
#define DMAE_REG_GO_C13_SIZE                                     1
/* [RW 1] Command 14 go. */
#define DMAE_REG_GO_C14                                          0x102098
#define DMAE_REG_GO_C14_SIZE                                     1
/* [RW 1] Command 15 go. */
#define DMAE_REG_GO_C15                                          0x10209c
#define DMAE_REG_GO_C15_SIZE                                     1
/* [RW 1] Command 10 go. */
#define DMAE_REG_GO_C10                                          0x102088
/* [RW 1] Command 11 go. */
#define DMAE_REG_GO_C11                                          0x10208c
/* [RW 1] Command 12 go. */
#define DMAE_REG_GO_C12                                          0x102090
/* [RW 1] Command 13 go. */
#define DMAE_REG_GO_C13                                          0x102094
/* [RW 1] Command 14 go. */
#define DMAE_REG_GO_C14                                          0x102098
/* [RW 1] Command 15 go. */
#define DMAE_REG_GO_C15                                          0x10209c
/* [RW 1] Command 2 go. */
#define DMAE_REG_GO_C2                                           0x1020a0
/* [RW 1] Command 3 go. */
#define DMAE_REG_GO_C3                                           0x1020a4
/* [RW 1] Command 4 go. */
#define DMAE_REG_GO_C4                                           0x1020a8
/* [RW 1] Command 5 go. */
#define DMAE_REG_GO_C5                                           0x1020ac
/* [RW 1] Command 6 go. */
#define DMAE_REG_GO_C6                                           0x1020b0
/* [RW 1] Command 7 go. */
#define DMAE_REG_GO_C7                                           0x1020b4
/* [RW 1] Command 8 go. */
#define DMAE_REG_GO_C8                                           0x1020b8
/* [RW 1] Command 9 go. */
#define DMAE_REG_GO_C9                                           0x1020bc
/* [RW 1] DMAE GRC Interface (Target; aster) enable. If 0 - the acknowledge
   input is disregarded; valid is deasserted; all other signals are treated
   as usual; if 1 - normal activity. */
#define DMAE_REG_GRC_IFEN                                        0x102008
/* [RW 1] DMAE PCI Interface (Request; ead; rite) enable. If 0 - the
   acknowledge input is disregarded; valid is deasserted; full is asserted;
   all other signals are treated as usual; if 1 - normal activity. */
#define DMAE_REG_PCI_IFEN                                        0x102004
/* [RW 4] DMAE- PCI Request Interface initial credit. Write writes the
   initial value to the credit counter; related to the address. Read returns
   the current value of the counter. */
#define DMAE_REG_PXP_REQ_INIT_CRD                                0x1020c0
/* [RW 8] Aggregation command. */
#define DORQ_REG_AGG_CMD0                                        0x170060
/* [RW 8] Aggregation command. */
#define DORQ_REG_AGG_CMD1                                        0x170064
/* [RW 8] Aggregation command. */
#define DORQ_REG_AGG_CMD2                                        0x170068
/* [RW 8] Aggregation command. */
#define DORQ_REG_AGG_CMD3                                        0x17006c
/* [RW 28] UCM Header. */
#define DORQ_REG_CMHEAD_RX                                       0x170050
/* [RW 32] Doorbell address for RBC doorbells (function 0). */
#define DORQ_REG_DB_ADDR0                                        0x17008c
/* [RW 5] Interrupt mask register #0 read/write */
#define DORQ_REG_DORQ_INT_MASK                                   0x170180
/* [R 5] Interrupt register #0 read */
#define DORQ_REG_DORQ_INT_STS                                    0x170174
/* [RC 5] Interrupt register #0 read clear */
#define DORQ_REG_DORQ_INT_STS_CLR                                0x170178
/* [RW 2] Parity mask register #0 read/write */
#define DORQ_REG_DORQ_PRTY_MASK                                  0x170190
/* [R 2] Parity register #0 read */
#define DORQ_REG_DORQ_PRTY_STS                                   0x170184
/* [RW 8] The address to write the DPM CID to STORM. */
#define DORQ_REG_DPM_CID_ADDR                                    0x170044
/* [RW 5] The DPM mode CID extraction offset. */
#define DORQ_REG_DPM_CID_OFST                                    0x170030
/* [RW 12] The threshold of the DQ FIFO to send the almost full interrupt. */
#define DORQ_REG_DQ_FIFO_AFULL_TH                                0x17007c
/* [RW 12] The threshold of the DQ FIFO to send the full interrupt. */
#define DORQ_REG_DQ_FIFO_FULL_TH                                 0x170078
/* [R 13] Current value of the DQ FIFO fill level according to following
   pointer. The range is 0 - 256 FIFO rows; where each row stands for the
   doorbell. */
#define DORQ_REG_DQ_FILL_LVLF                                    0x1700a4
/* [R 1] DQ FIFO full status. Is set; when FIFO filling level is more or
   equal to full threshold; reset on full clear. */
#define DORQ_REG_DQ_FULL_ST                                      0x1700c0
/* [RW 28] The value sent to CM header in the case of CFC load error. */
#define DORQ_REG_ERR_CMHEAD                                      0x170058
#define DORQ_REG_IF_EN                                           0x170004
#define DORQ_REG_MODE_ACT                                        0x170008
/* [RW 5] The normal mode CID extraction offset. */
#define DORQ_REG_NORM_CID_OFST                                   0x17002c
/* [RW 28] TCM Header when only TCP context is loaded. */
#define DORQ_REG_NORM_CMHEAD_TX                                  0x17004c
/* [RW 3] The number of simultaneous outstanding requests to Context Fetch
   Interface. */
#define DORQ_REG_OUTST_REQ                                       0x17003c
#define DORQ_REG_REGN                                            0x170038
/* [R 4] Current value of response A counter credit. Initial credit is
   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd
   register. */
#define DORQ_REG_RSPA_CRD_CNT                                    0x1700ac
/* [R 4] Current value of response B counter credit. Initial credit is
   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd
   register. */
#define DORQ_REG_RSPB_CRD_CNT                                    0x1700b0
/* [RW 4] The initial credit at the Doorbell Response Interface. The write
   writes the same initial credit to the rspa_crd_cnt and rspb_crd_cnt. The
   read reads this written value. */
#define DORQ_REG_RSP_INIT_CRD                                    0x170048
/* [RW 4] Initial activity counter value on the load request; when the
   shortcut is done. */
#define DORQ_REG_SHRT_ACT_CNT                                    0x170070
/* [RW 28] TCM Header when both ULP and TCP context is loaded. */
#define DORQ_REG_SHRT_CMHEAD                                     0x170054
#define HC_CONFIG_0_REG_ATTN_BIT_EN_0                            (0x1<<4)
#define HC_CONFIG_0_REG_INT_LINE_EN_0                            (0x1<<3)
#define HC_CONFIG_0_REG_MSI_MSIX_INT_EN_0                        (0x1<<2)
#define HC_CONFIG_0_REG_SINGLE_ISR_EN_0                          (0x1<<1)
#define HC_REG_AGG_INT_0                                         0x108050
#define HC_REG_AGG_INT_1                                         0x108054
#define HC_REG_ATTN_BIT                                          0x108120
#define HC_REG_ATTN_IDX                                          0x108100
#define HC_REG_ATTN_MSG0_ADDR_L                                  0x108018
#define HC_REG_ATTN_MSG1_ADDR_L                                  0x108020
#define HC_REG_ATTN_NUM_P0                                       0x108038
#define HC_REG_ATTN_NUM_P1                                       0x10803c
#define HC_REG_COMMAND_REG                                       0x108180
#define HC_REG_CONFIG_0                                          0x108000
#define HC_REG_CONFIG_1                                          0x108004
#define HC_REG_FUNC_NUM_P0                                       0x1080ac
#define HC_REG_FUNC_NUM_P1                                       0x1080b0
/* [RW 3] Parity mask register #0 read/write */
#define HC_REG_HC_PRTY_MASK                                      0x1080a0
/* [R 3] Parity register #0 read */
#define HC_REG_HC_PRTY_STS                                       0x108094
#define HC_REG_INT_MASK                                          0x108108
#define HC_REG_LEADING_EDGE_0                                    0x108040
#define HC_REG_LEADING_EDGE_1                                    0x108048
#define HC_REG_P0_PROD_CONS                                      0x108200
#define HC_REG_P1_PROD_CONS                                      0x108400
#define HC_REG_PBA_COMMAND                                       0x108140
#define HC_REG_PCI_CONFIG_0                                      0x108010
#define HC_REG_PCI_CONFIG_1                                      0x108014
#define HC_REG_STATISTIC_COUNTERS                                0x109000
#define HC_REG_TRAILING_EDGE_0                                   0x108044
#define HC_REG_TRAILING_EDGE_1                                   0x10804c
#define HC_REG_UC_RAM_ADDR_0                                     0x108028
#define HC_REG_UC_RAM_ADDR_1                                     0x108030
#define HC_REG_USTORM_ADDR_FOR_COALESCE                          0x108068
#define HC_REG_VQID_0                                            0x108008
#define HC_REG_VQID_1                                            0x10800c
#define MCP_REG_MCPR_NVM_ACCESS_ENABLE                           0x86424
#define MCP_REG_MCPR_NVM_ADDR                                    0x8640c
#define MCP_REG_MCPR_NVM_CFG4                                    0x8642c
#define MCP_REG_MCPR_NVM_COMMAND                                 0x86400
#define MCP_REG_MCPR_NVM_READ                                    0x86410
#define MCP_REG_MCPR_NVM_SW_ARB                                  0x86420
#define MCP_REG_MCPR_NVM_WRITE                                   0x86408
#define MCP_REG_MCPR_NVM_WRITE1                                  0x86428
#define MCP_REG_MCPR_SCRATCH                                     0xa0000
/* [R 32] read first 32 bit after inversion of function 0. mapped as
   follows: [0] NIG attention for function0; [1] NIG attention for
   function1; [2] GPIO1 mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp;
   [6] GPIO1 function 1; [7] GPIO2 function 1; [8] GPIO3 function 1; [9]
   GPIO4 function 1; [10] PCIE glue/PXP VPD event function0; [11] PCIE
   glue/PXP VPD event function1; [12] PCIE glue/PXP Expansion ROM event0;
   [13] PCIE glue/PXP Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16]
   MSI/X indication for mcp; [17] MSI/X indication for function 1; [18] BRB
   Parity error; [19] BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw
   interrupt; [22] SRC Parity error; [23] SRC Hw interrupt; [24] TSDM Parity
   error; [25] TSDM Hw interrupt; [26] TCM Parity error; [27] TCM Hw
   interrupt; [28] TSEMI Parity error; [29] TSEMI Hw interrupt; [30] PBF
   Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_0                       0xa42c
#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_1                       0xa430
/* [R 32] read first 32 bit after inversion of mcp. mapped as follows: [0]
   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1
   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;
   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]
   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event
   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP
   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for
   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]
   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC
   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw
   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI
   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw
   interrupt; */
#define MISC_REG_AEU_AFTER_INVERT_1_MCP                          0xa434
/* [R 32] read second 32 bit after inversion of function 0. mapped as
   follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM
   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw
   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity
   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw
   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]
   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;
   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw
   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM
   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI
   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM
   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw
   interrupt; */
#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_0                       0xa438
#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_1                       0xa43c
/* [R 32] read second 32 bit after inversion of mcp. mapped as follows: [0]
   PBClient Parity error; [1] PBClient Hw interrupt; [2] QM Parity error;
   [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw interrupt;
   [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9]
   XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]
   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity
   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux
   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;
   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;
   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;
   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;
   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */
#define MISC_REG_AEU_AFTER_INVERT_2_MCP                          0xa440
/* [R 32] read third 32 bit after inversion of function 0. mapped as
   follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity
   error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error; [5]
   PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw
   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity
   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)
   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]
   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]
   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]
   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW
   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3
   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General
   attn1; */
#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_0                       0xa444
#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_1                       0xa448
/* [R 32] read third 32 bit after inversion of mcp. mapped as follows: [0]
   CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity error; [3] PXP
   Hw interrupt; [4] PXPpciClockClient Parity error; [5] PXPpciClockClient
   Hw interrupt; [6] CFC Parity error; [7] CFC Hw interrupt; [8] CDU Parity
   error; [9] CDU Hw interrupt; [10] DMAE Parity error; [11] DMAE Hw
   interrupt; [12] IGU (HC) Parity error; [13] IGU (HC) Hw interrupt; [14]
   MISC Parity error; [15] MISC Hw interrupt; [16] pxp_misc_mps_attn; [17]
   Flash event; [18] SMB event; [19] MCP attn0; [20] MCP attn1; [21] SW
   timers attn_1 func0; [22] SW timers attn_2 func0; [23] SW timers attn_3
   func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW timers attn_1
   func1; [27] SW timers attn_2 func1; [28] SW timers attn_3 func1; [29] SW
   timers attn_4 func1; [30] General attn0; [31] General attn1; */
#define MISC_REG_AEU_AFTER_INVERT_3_MCP                          0xa44c
/* [R 32] read fourth 32 bit after inversion of function 0. mapped as
   follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]
   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;
   [7] General attn9; [8] General attn10; [9] General attn11; [10] General
   attn12; [11] General attn13; [12] General attn14; [13] General attn15;
   [14] General attn16; [15] General attn17; [16] General attn18; [17]
   General attn19; [18] General attn20; [19] General attn21; [20] Main power
   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN
   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC
   Latched timeout attention; [27] GRC Latched reserved access attention;
   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP
   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_0                       0xa450
#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_1                       0xa454
/* [R 32] read fourth 32 bit after inversion of mcp. mapped as follows: [0]
   General attn2; [1] General attn3; [2] General attn4; [3] General attn5;
   [4] General attn6; [5] General attn7; [6] General attn8; [7] General
   attn9; [8] General attn10; [9] General attn11; [10] General attn12; [11]
   General attn13; [12] General attn14; [13] General attn15; [14] General
   attn16; [15] General attn17; [16] General attn18; [17] General attn19;
   [18] General attn20; [19] General attn21; [20] Main power interrupt; [21]
   RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN Latched attn; [24]
   RBCU Latched attn; [25] RBCP Latched attn; [26] GRC Latched timeout
   attention; [27] GRC Latched reserved access attention; [28] MCP Latched
   rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP Latched
   ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_AFTER_INVERT_4_MCP                          0xa458
/* [W 14] write to this register results with the clear of the latched
   signals; one in d0 clears RBCR latch; one in d1 clears RBCT latch; one in
   d2 clears RBCN latch; one in d3 clears RBCU latch; one in d4 clears RBCP
   latch; one in d5 clears GRC Latched timeout attention; one in d6 clears
   GRC Latched reserved access attention; one in d7 clears Latched
   rom_parity; one in d8 clears Latched ump_rx_parity; one in d9 clears
   Latched ump_tx_parity; one in d10 clears Latched scpad_parity (both
   ports); one in d11 clears pxpv_misc_mps_attn; one in d12 clears
   pxp_misc_exp_rom_attn0; one in d13 clears pxp_misc_exp_rom_attn1; read
   from this register return zero */
#define MISC_REG_AEU_CLR_LATCH_SIGNAL                            0xa45c
/* [RW 32] first 32b for enabling the output for function 0 output0. mapped
   as follows: [0] NIG attention for function0; [1] NIG attention for
   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function
   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]
   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event
   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP
   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]
   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X
   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;
   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]
   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]
   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]
   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0                        0xa06c
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_1                        0xa07c
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_2                        0xa08c
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_3                        0xa09c
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_5                        0xa0bc
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_6                        0xa0cc
#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_7                        0xa0dc
/* [RW 32] first 32b for enabling the output for function 1 output0. mapped
   as follows: [0] NIG attention for function0; [1] NIG attention for
   function1; [2] GPIO1 function 1; [3] GPIO2 function 1; [4] GPIO3 function
   1; [5] GPIO4 function 1; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]
   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event
   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP
   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]
   SPIO4; [15] SPIO5; [16] MSI/X indication for function 1; [17] MSI/X
   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;
   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]
   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]
   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]
   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0                        0xa10c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_1                        0xa11c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_2                        0xa12c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_3                        0xa13c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_5                        0xa15c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_6                        0xa16c
#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_7                        0xa17c
/* [RW 32] first 32b for enabling the output for close the gate nig. mapped
   as follows: [0] NIG attention for function0; [1] NIG attention for
   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function
   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]
   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event
   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP
   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]
   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X
   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;
   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]
   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]
   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]
   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_ENABLE1_NIG_0                               0xa0ec
#define MISC_REG_AEU_ENABLE1_NIG_1                               0xa18c
/* [RW 32] first 32b for enabling the output for close the gate pxp. mapped
   as follows: [0] NIG attention for function0; [1] NIG attention for
   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function
   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]
   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event
   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP
   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]
   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X
   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;
   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]
   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]
   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]
   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_ENABLE1_PXP_0                               0xa0fc
#define MISC_REG_AEU_ENABLE1_PXP_1                               0xa19c
/* [RW 32] second 32b for enabling the output for function 0 output0. mapped
   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM
   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw
   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity
   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw
   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]
   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;
   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw
   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM
   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI
   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM
   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw
   interrupt; */
#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_0                        0xa070
#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_1                        0xa080
/* [RW 32] second 32b for enabling the output for function 1 output0. mapped
   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM
   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw
   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity
   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw
   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]
   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;
   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw
   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM
   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI
   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM
   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw
   interrupt; */
#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_0                        0xa110
#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_1                        0xa120
/* [RW 32] second 32b for enabling the output for close the gate nig. mapped
   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM
   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw
   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity
   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw
   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]
   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;
   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw
   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM
   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI
   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM
   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw
   interrupt; */
#define MISC_REG_AEU_ENABLE2_NIG_0                               0xa0f0
#define MISC_REG_AEU_ENABLE2_NIG_1                               0xa190
/* [RW 32] second 32b for enabling the output for close the gate pxp. mapped
   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM
   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw
   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity
   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw
   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]
   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;
   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw
   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM
   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI
   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM
   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw
   interrupt; */
#define MISC_REG_AEU_ENABLE2_PXP_0                               0xa100
#define MISC_REG_AEU_ENABLE2_PXP_1                               0xa1a0
/* [RW 32] third 32b for enabling the output for function 0 output0. mapped
   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP
   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;
   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw
   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity
   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)
   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]
   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]
   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]
   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW
   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3
   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General
   attn1; */
#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_0                        0xa074
#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_1                        0xa084
/* [RW 32] third 32b for enabling the output for function 1 output0. mapped
   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP
   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;
   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw
   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity
   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)
   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]
   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]
   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]
   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW
   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3
   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General
   attn1; */
#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_0                        0xa114
#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_1                        0xa124
/* [RW 32] third 32b for enabling the output for close the gate nig. mapped
   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP
   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;
   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw
   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity
   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)
   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]
   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]
   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]
   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW
   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3
   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General
   attn1; */
#define MISC_REG_AEU_ENABLE3_NIG_0                               0xa0f4
#define MISC_REG_AEU_ENABLE3_NIG_1                               0xa194
/* [RW 32] third 32b for enabling the output for close the gate pxp. mapped
   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP
   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;
   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw
   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity
   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)
   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]
   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]
   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]
   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW
   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3
   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General
   attn1; */
#define MISC_REG_AEU_ENABLE3_PXP_0                               0xa104
#define MISC_REG_AEU_ENABLE3_PXP_1                               0xa1a4
/* [RW 32] fourth 32b for enabling the output for function 0 output0.mapped
   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]
   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;
   [7] General attn9; [8] General attn10; [9] General attn11; [10] General
   attn12; [11] General attn13; [12] General attn14; [13] General attn15;
   [14] General attn16; [15] General attn17; [16] General attn18; [17]
   General attn19; [18] General attn20; [19] General attn21; [20] Main power
   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN
   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC
   Latched timeout attention; [27] GRC Latched reserved access attention;
   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP
   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_0                        0xa078
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_2                        0xa098
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_4                        0xa0b8
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_5                        0xa0c8
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_6                        0xa0d8
#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_7                        0xa0e8
/* [RW 32] fourth 32b for enabling the output for function 1 output0.mapped
   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]
   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;
   [7] General attn9; [8] General attn10; [9] General attn11; [10] General
   attn12; [11] General attn13; [12] General attn14; [13] General attn15;
   [14] General attn16; [15] General attn17; [16] General attn18; [17]
   General attn19; [18] General attn20; [19] General attn21; [20] Main power
   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN
   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC
   Latched timeout attention; [27] GRC Latched reserved access attention;
   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP
   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_0                        0xa118
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_2                        0xa138
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_4                        0xa158
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_5                        0xa168
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_6                        0xa178
#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_7                        0xa188
/* [RW 32] fourth 32b for enabling the output for close the gate nig.mapped
   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]
   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;
   [7] General attn9; [8] General attn10; [9] General attn11; [10] General
   attn12; [11] General attn13; [12] General attn14; [13] General attn15;
   [14] General attn16; [15] General attn17; [16] General attn18; [17]
   General attn19; [18] General attn20; [19] General attn21; [20] Main power
   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN
   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC
   Latched timeout attention; [27] GRC Latched reserved access attention;
   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP
   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_ENABLE4_NIG_0                               0xa0f8
#define MISC_REG_AEU_ENABLE4_NIG_1                               0xa198
/* [RW 32] fourth 32b for enabling the output for close the gate pxp.mapped
   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]
   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;
   [7] General attn9; [8] General attn10; [9] General attn11; [10] General
   attn12; [11] General attn13; [12] General attn14; [13] General attn15;
   [14] General attn16; [15] General attn17; [16] General attn18; [17]
   General attn19; [18] General attn20; [19] General attn21; [20] Main power
   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN
   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC
   Latched timeout attention; [27] GRC Latched reserved access attention;
   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP
   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */
#define MISC_REG_AEU_ENABLE4_PXP_0                               0xa108
#define MISC_REG_AEU_ENABLE4_PXP_1                               0xa1a8
/* [RW 1] set/clr general attention 0; this will set/clr bit 94 in the aeu
   128 bit vector */
#define MISC_REG_AEU_GENERAL_ATTN_0                              0xa000
#define MISC_REG_AEU_GENERAL_ATTN_1                              0xa004
#define MISC_REG_AEU_GENERAL_ATTN_10                             0xa028
#define MISC_REG_AEU_GENERAL_ATTN_11                             0xa02c
#define MISC_REG_AEU_GENERAL_ATTN_12                             0xa030
#define MISC_REG_AEU_GENERAL_ATTN_13                             0xa034
#define MISC_REG_AEU_GENERAL_ATTN_14                             0xa038
#define MISC_REG_AEU_GENERAL_ATTN_15                             0xa03c
#define MISC_REG_AEU_GENERAL_ATTN_16                             0xa040
#define MISC_REG_AEU_GENERAL_ATTN_17                             0xa044
#define MISC_REG_AEU_GENERAL_ATTN_18                             0xa048
#define MISC_REG_AEU_GENERAL_ATTN_19                             0xa04c
#define MISC_REG_AEU_GENERAL_ATTN_10                             0xa028
#define MISC_REG_AEU_GENERAL_ATTN_11                             0xa02c
#define MISC_REG_AEU_GENERAL_ATTN_12                             0xa030
#define MISC_REG_AEU_GENERAL_ATTN_2                              0xa008
#define MISC_REG_AEU_GENERAL_ATTN_20                             0xa050
#define MISC_REG_AEU_GENERAL_ATTN_21                             0xa054
#define MISC_REG_AEU_GENERAL_ATTN_3                              0xa00c
#define MISC_REG_AEU_GENERAL_ATTN_4                              0xa010
#define MISC_REG_AEU_GENERAL_ATTN_5                              0xa014
#define MISC_REG_AEU_GENERAL_ATTN_6                              0xa018
#define MISC_REG_AEU_GENERAL_ATTN_7                              0xa01c
#define MISC_REG_AEU_GENERAL_ATTN_8                              0xa020
#define MISC_REG_AEU_GENERAL_ATTN_9                              0xa024
#define MISC_REG_AEU_GENERAL_MASK                                0xa61c
/* [RW 32] first 32b for inverting the input for function 0; for each bit:
   0= do not invert; 1= invert; mapped as follows: [0] NIG attention for
   function0; [1] NIG attention for function1; [2] GPIO1 mcp; [3] GPIO2 mcp;
   [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1; [7] GPIO2 function 1;
   [8] GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event
   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP
   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]
   SPIO4; [15] SPIO5; [16] MSI/X indication for mcp; [17] MSI/X indication
   for function 1; [18] BRB Parity error; [19] BRB Hw interrupt; [20] PRS
   Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23] SRC Hw
   interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26] TCM
   Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29] TSEMI
   Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */
#define MISC_REG_AEU_INVERTER_1_FUNC_0                           0xa22c
#define MISC_REG_AEU_INVERTER_1_FUNC_1                           0xa23c
/* [RW 32] second 32b for inverting the input for function 0; for each bit:
   0= do not invert; 1= invert. mapped as follows: [0] PBClient Parity
   error; [1] PBClient Hw interrupt; [2] QM Parity error; [3] QM Hw
   interrupt; [4] Timers Parity error; [5] Timers Hw interrupt; [6] XSDM
   Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9] XCM Hw
   interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]
   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity
   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux
   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;
   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;
   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;
   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;
   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */
#define MISC_REG_AEU_INVERTER_2_FUNC_0                           0xa230
#define MISC_REG_AEU_INVERTER_2_FUNC_1                           0xa240
/* [RW 10] [7:0] = mask 8 attention output signals toward IGU function0;
   [9:8] = raserved. Zero = mask; one = unmask */
#define MISC_REG_AEU_MASK_ATTN_FUNC_0                            0xa060
#define MISC_REG_AEU_MASK_ATTN_FUNC_1                            0xa064
/* [RW 1] If set a system kill occurred */
#define MISC_REG_AEU_SYS_KILL_OCCURRED                           0xa610
/* [RW 32] Represent the status of the input vector to the AEU when a system
   kill occurred. The register is reset in por reset. Mapped as follows: [0]
   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1
   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;
   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]
   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event
   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP
   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for
   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]
   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC
   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw
   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI
   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw
   interrupt; */
#define MISC_REG_AEU_SYS_KILL_STATUS_0                           0xa600
#define MISC_REG_AEU_SYS_KILL_STATUS_1                           0xa604
#define MISC_REG_AEU_SYS_KILL_STATUS_2                           0xa608
#define MISC_REG_AEU_SYS_KILL_STATUS_3                           0xa60c
/* [R 4] This field indicates the type of the device. '0' - 2 Ports; '1' - 1
   Port. */
#define MISC_REG_BOND_ID                                         0xa400
/* [R 8] These bits indicate the metal revision of the chip. This value
   starts at 0x00 for each all-layer tape-out and increments by one for each
   tape-out. */
#define MISC_REG_CHIP_METAL                                      0xa404
/* [R 16] These bits indicate the part number for the chip. */
#define MISC_REG_CHIP_NUM                                        0xa408
/* [R 4] These bits indicate the base revision of the chip. This value
   starts at 0x0 for the A0 tape-out and increments by one for each
   all-layer tape-out. */
#define MISC_REG_CHIP_REV                                        0xa40c
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_10                               0xa3e0
#define MISC_REG_DRIVER_CONTROL_10_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_11                               0xa3e8
#define MISC_REG_DRIVER_CONTROL_11_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_12                               0xa3f0
#define MISC_REG_DRIVER_CONTROL_12_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_13                               0xa3f8
#define MISC_REG_DRIVER_CONTROL_13_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_1                                0xa510
#define MISC_REG_DRIVER_CONTROL_14                               0xa5e0
#define MISC_REG_DRIVER_CONTROL_14_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_15                               0xa5e8
#define MISC_REG_DRIVER_CONTROL_15_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_16                               0xa5f0
#define MISC_REG_DRIVER_CONTROL_16_SIZE                          2
/* [RW 32] The following driver registers(1...16) represent 16 drivers and
   32 clients. Each client can be controlled by one driver only. One in each
   bit represent that this driver control the appropriate client (Ex: bit 5
   is set means this driver control client number 5). addr1 = set; addr0 =
   clear; read from both addresses will give the same result = status. write
   to address 1 will set a request to control all the clients that their
   appropriate bit (in the write command) is set. if the client is free (the
   appropriate bit in all the other drivers is clear) one will be written to
   that driver register; if the client isn't free the bit will remain zero.
   if the appropriate bit is set (the driver request to gain control on a
   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW
   interrupt will be asserted). write to address 0 will set a request to
   free all the clients that their appropriate bit (in the write command) is
   set. if the appropriate bit is clear (the driver request to free a client
   it doesn't controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will
   be asserted). */
#define MISC_REG_DRIVER_CONTROL_7                                0xa3c8
/* [RW 1] e1hmf for WOL. If clr WOL signal o the PXP will be send on bit 0
   only. */
#define MISC_REG_E1HMF_MODE                                      0xa5f8
/* [RW 32] GPIO. [31-28] FLOAT port 0; [27-24] FLOAT port 0; When any of
   these bits is written as a '1'; the corresponding SPIO bit will turn off
   it's drivers and become an input. This is the reset state of all GPIO
   pins. The read value of these bits will be a '1' if that last command
   (#SET; #CLR; or #FLOAT) for this bit was a #FLOAT. (reset value 0xff).
   [23-20] CLR port 1; 19-16] CLR port 0; When any of these bits is written
   as a '1'; the corresponding GPIO bit will drive low. The read value of
   these bits will be a '1' if that last command (#SET; #CLR; or #FLOAT) for
   this bit was a #CLR. (reset value 0). [15-12] SET port 1; 11-8] port 0;
   SET When any of these bits is written as a '1'; the corresponding GPIO
   bit will drive high (if it has that capability). The read value of these
   bits will be a '1' if that last command (#SET; #CLR; or #FLOAT) for this
   bit was a #SET. (reset value 0). [7-4] VALUE port 1; [3-0] VALUE port 0;
   RO; These bits indicate the read value of each of the eight GPIO pins.
   This is the result value of the pin; not the drive value. Writing these
   bits will have not effect. */
#define MISC_REG_GPIO                                            0xa490
/* [R 28] this field hold the last information that caused reserved
   attention. bits [19:0] - address; [22:20] function; [23] reserved;
   [27:24] the master that caused the attention - according to the following
   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =
   dbu; 8 = dmae */
#define MISC_REG_GRC_RSV_ATTN                                    0xa3c0
/* [R 28] this field hold the last information that caused timeout
   attention. bits [19:0] - address; [22:20] function; [23] reserved;
   [27:24] the master that caused the attention - according to the following
   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =
   dbu; 8 = dmae */
#define MISC_REG_GRC_TIMEOUT_ATTN                                0xa3c4
/* [RW 1] Setting this bit enables a timer in the GRC block to timeout any
   access that does not finish within
   ~misc_registers_grc_timout_val.grc_timeout_val cycles. When this bit is
   cleared; this timeout is disabled. If this timeout occurs; the GRC shall
   assert it attention output. */
#define MISC_REG_GRC_TIMEOUT_EN                                  0xa280
/* [RW 28] 28 LSB of LCPLL first register; reset val = 521. inside order of
   the bits is: [2:0] OAC reset value 001) CML output buffer bias control;
   111 for +40%; 011 for +20%; 001 for 0%; 000 for -20%. [5:3] Icp_ctrl
   (reset value 001) Charge pump current control; 111 for 720u; 011 for
   600u; 001 for 480u and 000 for 360u. [7:6] Bias_ctrl (reset value 00)
   Global bias control; When bit 7 is high bias current will be 10 0gh; When
   bit 6 is high bias will be 100w; Valid values are 00; 10; 01. [10:8]
   Pll_observe (reset value 010) Bits to control observability. bit 10 is
   for test bias; bit 9 is for test CK; bit 8 is test Vc. [12:11] Vth_ctrl
   (reset value 00) Comparator threshold control. 00 for 0.6V; 01 for 0.54V
   and 10 for 0.66V. [13] pllSeqStart (reset value 0) Enables VCO tuning
   sequencer: 1= sequencer disabled; 0= sequencer enabled (inverted
   internally). [14] reserved (reset value 0) Reset for VCO sequencer is
   connected to RESET input directly. [15] capRetry_en (reset value 0)
   enable retry on cap search failure (inverted). [16] freqMonitor_e (reset
   value 0) bit to continuously monitor vco freq (inverted). [17]
   freqDetRestart_en (reset value 0) bit to enable restart when not freq
   locked (inverted). [18] freqDetRetry_en (reset value 0) bit to enable
   retry on freq det failure(inverted). [19] pllForceFdone_en (reset value
   0) bit to enable pllForceFdone & pllForceFpass into pllSeq. [20]
   pllForceFdone (reset value 0) bit to force freqDone. [21] pllForceFpass
   (reset value 0) bit to force freqPass. [22] pllForceDone_en (reset value
   0) bit to enable pllForceCapDone. [23] pllForceCapDone (reset value 0)
   bit to force capDone. [24] pllForceCapPass_en (reset value 0) bit to
   enable pllForceCapPass. [25] pllForceCapPass (reset value 0) bit to force
   capPass. [26] capRestart (reset value 0) bit to force cap sequencer to
   restart. [27] capSelectM_en (reset value 0) bit to enable cap select
   register bits. */
#define MISC_REG_LCPLL_CTRL_1                                    0xa2a4
#define MISC_REG_LCPLL_CTRL_REG_2                                0xa2a8
/* [RW 4] Interrupt mask register #0 read/write */
#define MISC_REG_MISC_INT_MASK                                   0xa388
/* [RW 1] Parity mask register #0 read/write */
#define MISC_REG_MISC_PRTY_MASK                                  0xa398
/* [R 1] Parity register #0 read */
#define MISC_REG_MISC_PRTY_STS                                   0xa38c
#define MISC_REG_NIG_WOL_P0                                      0xa270
#define MISC_REG_NIG_WOL_P1                                      0xa274
/* [R 1] If set indicate that the pcie_rst_b was asserted without perst
   assertion */
#define MISC_REG_PCIE_HOT_RESET                                  0xa618
/* [RW 32] 32 LSB of storm PLL first register; reset val = 0x 071d2911.
   inside order of the bits is: [0] P1 divider[0] (reset value 1); [1] P1
   divider[1] (reset value 0); [2] P1 divider[2] (reset value 0); [3] P1
   divider[3] (reset value 0); [4] P2 divider[0] (reset value 1); [5] P2
   divider[1] (reset value 0); [6] P2 divider[2] (reset value 0); [7] P2
   divider[3] (reset value 0); [8] ph_det_dis (reset value 1); [9]
   freq_det_dis (reset value 0); [10] Icpx[0] (reset value 0); [11] Icpx[1]
   (reset value 1); [12] Icpx[2] (reset value 0); [13] Icpx[3] (reset value
   1); [14] Icpx[4] (reset value 0); [15] Icpx[5] (reset value 0); [16]
   Rx[0] (reset value 1); [17] Rx[1] (reset value 0); [18] vc_en (reset
   value 1); [19] vco_rng[0] (reset value 1); [20] vco_rng[1] (reset value
   1); [21] Kvco_xf[0] (reset value 0); [22] Kvco_xf[1] (reset value 0);
   [23] Kvco_xf[2] (reset value 0); [24] Kvco_xs[0] (reset value 1); [25]
   Kvco_xs[1] (reset value 1); [26] Kvco_xs[2] (reset value 1); [27]
   testd_en (reset value 0); [28] testd_sel[0] (reset value 0); [29]
   testd_sel[1] (reset value 0); [30] testd_sel[2] (reset value 0); [31]
   testa_en (reset value 0); */
#define MISC_REG_PLL_STORM_CTRL_1                                0xa294
#define MISC_REG_PLL_STORM_CTRL_2                                0xa298
#define MISC_REG_PLL_STORM_CTRL_3                                0xa29c
#define MISC_REG_PLL_STORM_CTRL_4                                0xa2a0
/* [RW 32] reset reg#2; rite/read one = the specific block is out of reset;
   write/read zero = the specific block is in reset; addr 0-wr- the write
   value will be written to the register; addr 1-set - one will be written
   to all the bits that have the value of one in the data written (bits that
   have the value of zero will not be change) ; addr 2-clear - zero will be
   written to all the bits that have the value of one in the data written
   (bits that have the value of zero will not be change); addr 3-ignore;
   read ignore from all addr except addr 00; inside order of the bits is:
   [0] rst_bmac0; [1] rst_bmac1; [2] rst_emac0; [3] rst_emac1; [4] rst_grc;
   [5] rst_mcp_n_reset_reg_hard_core; [6] rst_ mcp_n_hard_core_rst_b; [7]
   rst_ mcp_n_reset_cmn_cpu; [8] rst_ mcp_n_reset_cmn_core; [9] rst_rbcn;
   [10] rst_dbg; [11] rst_misc_core; [12] rst_dbue (UART); [13]
   Pci_resetmdio_n; [14] rst_emac0_hard_core; [15] rst_emac1_hard_core; 16]
   rst_pxp_rq_rd_wr; 31:17] reserved */
#define MISC_REG_RESET_REG_2                                     0xa590
/* [RW 20] 20 bit GRC address where the scratch-pad of the MCP that is
   shared with the driver resides */
#define MISC_REG_SHARED_MEM_ADDR                                 0xa2b4
/* [RW 32] SPIO. [31-24] FLOAT When any of these bits is written as a '1';
   the corresponding SPIO bit will turn off it's drivers and become an
   input. This is the reset state of all SPIO pins. The read value of these
   bits will be a '1' if that last command (#SET; #CL; or #FLOAT) for this
   bit was a #FLOAT. (reset value 0xff). [23-16] CLR When any of these bits
   is written as a '1'; the corresponding SPIO bit will drive low. The read
   value of these bits will be a '1' if that last command (#SET; #CLR; or
#FLOAT) for this bit was a #CLR. (reset value 0). [15-8] SET When any of
   these bits is written as a '1'; the corresponding SPIO bit will drive
   high (if it has that capability). The read value of these bits will be a
   '1' if that last command (#SET; #CLR; or #FLOAT) for this bit was a #SET.
   (reset value 0). [7-0] VALUE RO; These bits indicate the read value of
   each of the eight SPIO pins. This is the result value of the pin; not the
   drive value. Writing these bits will have not effect. Each 8 bits field
   is divided as follows: [0] VAUX Enable; when pulsed low; enables supply
   from VAUX. (This is an output pin only; the FLOAT field is not applicable
   for this pin); [1] VAUX Disable; when pulsed low; disables supply form
   VAUX. (This is an output pin only; FLOAT field is not applicable for this
   pin); [2] SEL_VAUX_B - Control to power switching logic. Drive low to
   select VAUX supply. (This is an output pin only; it is not controlled by
   the SET and CLR fields; it is controlled by the Main Power SM; the FLOAT
   field is not applicable for this pin; only the VALUE fields is relevant -
   it reflects the output value); [3] port swap [4] spio_4; [5] spio_5; [6]
   Bit 0 of UMP device ID select; read by UMP firmware; [7] Bit 1 of UMP
   device ID select; read by UMP firmware. */
#define MISC_REG_SPIO                                            0xa4fc
/* [RW 8] These bits enable the SPIO_INTs to signals event to the IGU/MC.
   according to the following map: [3:0] reserved; [4] spio_4 [5] spio_5;
   [7:0] reserved */
#define MISC_REG_SPIO_EVENT_EN                                   0xa2b8
/* [RW 32] SPIO INT. [31-24] OLD_CLR Writing a '1' to these bit clears the
   corresponding bit in the #OLD_VALUE register. This will acknowledge an
   interrupt on the falling edge of corresponding SPIO input (reset value
   0). [23-16] OLD_SET Writing a '1' to these bit sets the corresponding bit
   in the #OLD_VALUE register. This will acknowledge an interrupt on the
   rising edge of corresponding SPIO input (reset value 0). [15-8] OLD_VALUE
   RO; These bits indicate the old value of the SPIO input value. When the
   ~INT_STATE bit is set; this bit indicates the OLD value of the pin such
   that if ~INT_STATE is set and this bit is '0'; then the interrupt is due
   to a low to high edge. If ~INT_STATE is set and this bit is '1'; then the
   interrupt is due to a high to low edge (reset value 0). [7-0] INT_STATE
   RO; These bits indicate the current SPIO interrupt state for each SPIO
   pin. This bit is cleared when the appropriate #OLD_SET or #OLD_CLR
   command bit is written. This bit is set when the SPIO input does not
   match the current value in #OLD_VALUE (reset value 0). */
#define MISC_REG_SPIO_INT                                        0xa500
/* [RW 1] Set by the MCP to remember if one or more of the drivers is/are
   loaded; 0-prepare; -unprepare */
#define MISC_REG_UNPREPARED                                      0xa424
#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT      (0x1<<0)
#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS    (0x1<<9)
#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G          (0x1<<15)
#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS      (0xf<<18)
/* [RW 1] Input enable for RX_BMAC0 IF */
#define NIG_REG_BMAC0_IN_EN                                      0x100ac
/* [RW 1] output enable for TX_BMAC0 IF */
#define NIG_REG_BMAC0_OUT_EN                                     0x100e0
/* [RW 1] output enable for TX BMAC pause port 0 IF */
#define NIG_REG_BMAC0_PAUSE_OUT_EN                               0x10110
/* [RW 1] output enable for RX_BMAC0_REGS IF */
#define NIG_REG_BMAC0_REGS_OUT_EN                                0x100e8
/* [RW 1] output enable for RX BRB1 port0 IF */
#define NIG_REG_BRB0_OUT_EN                                      0x100f8
/* [RW 1] Input enable for TX BRB1 pause port 0 IF */
#define NIG_REG_BRB0_PAUSE_IN_EN                                 0x100c4
/* [RW 1] output enable for RX BRB1 port1 IF */
#define NIG_REG_BRB1_OUT_EN                                      0x100fc
/* [RW 1] Input enable for TX BRB1 pause port 1 IF */
#define NIG_REG_BRB1_PAUSE_IN_EN                                 0x100c8
/* [RW 1] output enable for RX BRB1 LP IF */
#define NIG_REG_BRB_LB_OUT_EN                                    0x10100
/* [WB_W 82] Debug packet to LP from RBC; Data spelling:[63:0] data; 64]
   error; [67:65]eop_bvalid; [68]eop; [69]sop; [70]port_id; 71]flush;
   72:73]-vnic_num; 81:74]-sideband_info */
#define NIG_REG_DEBUG_PACKET_LB                                  0x10800
/* [RW 1] Input enable for TX Debug packet */
#define NIG_REG_EGRESS_DEBUG_IN_EN                               0x100dc
/* [RW 1] If 1 - egress drain mode for port0 is active. In this mode all
   packets from PBFare not forwarded to the MAC and just deleted from FIFO.
   First packet may be deleted from the middle. And last packet will be
   always deleted till the end. */
#define NIG_REG_EGRESS_DRAIN0_MODE                               0x10060
/* [RW 1] Output enable to EMAC0 */
#define NIG_REG_EGRESS_EMAC0_OUT_EN                              0x10120
/* [RW 1] MAC configuration for packets of port0. If 1 - all packet outputs
   to emac for port0; other way to bmac for port0 */
#define NIG_REG_EGRESS_EMAC0_PORT                                0x10058
/* [RW 32] TX_MNG_FIFO in NIG_TX_PORT0; data[31:0] written in FIFO order. */
#define NIG_REG_EGRESS_MNG0_FIFO                                 0x1045c
/* [RW 1] Input enable for TX PBF user packet port0 IF */
#define NIG_REG_EGRESS_PBF0_IN_EN                                0x100cc
/* [RW 1] Input enable for TX PBF user packet port1 IF */
#define NIG_REG_EGRESS_PBF1_IN_EN                                0x100d0
/* [RW 1] Input enable for RX_EMAC0 IF */
#define NIG_REG_EMAC0_IN_EN                                      0x100a4
/* [RW 1] output enable for TX EMAC pause port 0 IF */
#define NIG_REG_EMAC0_PAUSE_OUT_EN                               0x10118
/* [R 1] status from emac0. This bit is set when MDINT from either the
   EXT_MDINT pin or from the Copper PHY is driven low. This condition must
   be cleared in the attached PHY device that is driving the MINT pin. */
#define NIG_REG_EMAC0_STATUS_MISC_MI_INT                         0x10494
/* [WB 48] This address space contains BMAC0 registers. The BMAC registers
   are described in appendix A. In order to access the BMAC0 registers; the
   base address; NIG_REGISTERS_INGRESS_BMAC0_MEM; Offset: 0x10c00; should be
   added to each BMAC register offset */
#define NIG_REG_INGRESS_BMAC0_MEM                                0x10c00
/* [WB 48] This address space contains BMAC1 registers. The BMAC registers
   are described in appendix A. In order to access the BMAC0 registers; the
   base address; NIG_REGISTERS_INGRESS_BMAC1_MEM; Offset: 0x11000; should be
   added to each BMAC register offset */
#define NIG_REG_INGRESS_BMAC1_MEM                                0x11000
/* [R 1] FIFO empty in EOP descriptor FIFO of LP in NIG_RX_EOP */
#define NIG_REG_INGRESS_EOP_LB_EMPTY                             0x104e0
/* [RW 17] Debug only. RX_EOP_DSCR_lb_FIFO in NIG_RX_EOP. Data
   packet_length[13:0]; mac_error[14]; trunc_error[15]; parity[16] */
#define NIG_REG_INGRESS_EOP_LB_FIFO                              0x104e4
/* [RW 1] led 10g for port 0 */
#define NIG_REG_LED_10G_P0                                       0x10320
/* [RW 1] led 10g for port 1 */
#define NIG_REG_LED_10G_P1                                       0x10324
/* [RW 1] Port0: This bit is set to enable the use of the
   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 field
   defined below. If this bit is cleared; then the blink rate will be about
   8Hz. */
#define NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0                    0x10318
/* [RW 12] Port0: Specifies the period of each blink cycle (on + off) for
   Traffic LED in milliseconds. Must be a non-zero value. This 12-bit field
   is reset to 0x080; giving a default blink period of approximately 8Hz. */
#define NIG_REG_LED_CONTROL_BLINK_RATE_P0                        0x10310
/* [RW 1] Port0: If set along with the
 ~nig_registers_led_control_override_traffic_p0.led_control_override_traffic_p0
   bit and ~nig_registers_led_control_traffic_p0.led_control_traffic_p0 LED
   bit; the Traffic LED will blink with the blink rate specified in
   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and
   ~nig_registers_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0
   fields. */
#define NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0                     0x10308
/* [RW 1] Port0: If set overrides hardware control of the Traffic LED. The
   Traffic LED will then be controlled via bit ~nig_registers_
   led_control_traffic_p0.led_control_traffic_p0 and bit
   ~nig_registers_led_control_blink_traffic_p0.led_control_blink_traffic_p0 */
#define NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0                  0x102f8
/* [RW 1] Port0: If set along with the led_control_override_trafic_p0 bit;
   turns on the Traffic LED. If the led_control_blink_traffic_p0 bit is also
   set; the LED will blink with blink rate specified in
   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and
   ~nig_regsters_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0
   fields. */
#define NIG_REG_LED_CONTROL_TRAFFIC_P0                           0x10300
/* [RW 4] led mode for port0: 0 MAC; 1-3 PHY1; 4 MAC2; 5-7 PHY4; 8-MAC3;
   9-11PHY7; 12 MAC4; 13-15 PHY10; */
#define NIG_REG_LED_MODE_P0                                      0x102f0
#define NIG_REG_LLH0_ACPI_PAT_0_CRC                              0x1015c
#define NIG_REG_LLH0_ACPI_PAT_6_LEN                              0x10154
#define NIG_REG_LLH0_BRB1_DRV_MASK                               0x10244
#define NIG_REG_LLH0_BRB1_DRV_MASK_MF                            0x16048
/* [RW 1] send to BRB1 if no match on any of RMP rules. */
#define NIG_REG_LLH0_BRB1_NOT_MCP                                0x1025c
/* [RW 2] Determine the classification participants. 0: no classification.1:
   classification upon VLAN id. 2: classification upon MAC address. 3:
   classification upon both VLAN id & MAC addr. */
#define NIG_REG_LLH0_CLS_TYPE                                    0x16080
/* [RW 32] cm header for llh0 */
#define NIG_REG_LLH0_CM_HEADER                                   0x1007c
#define NIG_REG_LLH0_DEST_IP_0_1                                 0x101dc
#define NIG_REG_LLH0_DEST_MAC_0_0                                0x101c0
/* [RW 16] destination TCP address 1. The LLH will look for this address in
   all incoming packets. */
#define NIG_REG_LLH0_DEST_TCP_0                                  0x10220
/* [RW 16] destination UDP address 1 The LLH will look for this address in
   all incoming packets. */
#define NIG_REG_LLH0_DEST_UDP_0                                  0x10214
#define NIG_REG_LLH0_ERROR_MASK                                  0x1008c
/* [RW 8] event id for llh0 */
#define NIG_REG_LLH0_EVENT_ID                                    0x10084
#define NIG_REG_LLH0_FUNC_EN                                     0x160fc
#define NIG_REG_LLH0_FUNC_VLAN_ID                                0x16100
/* [RW 1] Determine the IP version to look for in
   ~nig_registers_llh0_dest_ip_0.llh0_dest_ip_0. 0 - IPv6; 1-IPv4 */
#define NIG_REG_LLH0_IPV4_IPV6_0                                 0x10208
/* [RW 1] t bit for llh0 */
#define NIG_REG_LLH0_T_BIT                                       0x10074
/* [RW 12] VLAN ID 1. In case of VLAN packet the LLH will look for this ID. */
#define NIG_REG_LLH0_VLAN_ID_0                                   0x1022c
/* [RW 8] init credit counter for port0 in LLH */
#define NIG_REG_LLH0_XCM_INIT_CREDIT                             0x10554
#define NIG_REG_LLH0_XCM_MASK                                    0x10130
#define NIG_REG_LLH1_BRB1_DRV_MASK                               0x10248
/* [RW 1] send to BRB1 if no match on any of RMP rules. */
#define NIG_REG_LLH1_BRB1_NOT_MCP                                0x102dc
/* [RW 2] Determine the classification participants. 0: no classification.1:
   classification upon VLAN id. 2: classification upon MAC address. 3:
   classification upon both VLAN id & MAC addr. */
#define NIG_REG_LLH1_CLS_TYPE                                    0x16084
/* [RW 32] cm header for llh1 */
#define NIG_REG_LLH1_CM_HEADER                                   0x10080
#define NIG_REG_LLH1_ERROR_MASK                                  0x10090
/* [RW 8] event id for llh1 */
#define NIG_REG_LLH1_EVENT_ID                                    0x10088
/* [RW 8] init credit counter for port1 in LLH */
#define NIG_REG_LLH1_XCM_INIT_CREDIT                             0x10564
#define NIG_REG_LLH1_XCM_MASK                                    0x10134
/* [RW 1] When this bit is set; the LLH will expect all packets to be with
   e1hov */
#define NIG_REG_LLH_E1HOV_MODE                                   0x160d8
/* [RW 1] When this bit is set; the LLH will classify the packet before
   sending it to the BRB or calculating WoL on it. */
#define NIG_REG_LLH_MF_MODE                                      0x16024
#define NIG_REG_MASK_INTERRUPT_PORT0                             0x10330
#define NIG_REG_MASK_INTERRUPT_PORT1                             0x10334
/* [RW 1] Output signal from NIG to EMAC0. When set enables the EMAC0 block. */
#define NIG_REG_NIG_EMAC0_EN                                     0x1003c
/* [RW 1] Output signal from NIG to EMAC1. When set enables the EMAC1 block. */
#define NIG_REG_NIG_EMAC1_EN                                     0x10040
/* [RW 1] Output signal from NIG to TX_EMAC0. When set indicates to the
   EMAC0 to strip the CRC from the ingress packets. */
#define NIG_REG_NIG_INGRESS_EMAC0_NO_CRC                         0x10044
/* [R 32] Interrupt register #0 read */
#define NIG_REG_NIG_INT_STS_0                                    0x103b0
#define NIG_REG_NIG_INT_STS_1                                    0x103c0
/* [R 32] Parity register #0 read */
#define NIG_REG_NIG_PRTY_STS                                     0x103d0
/* [RW 1] Input enable for RX PBF LP IF */
#define NIG_REG_PBF_LB_IN_EN                                     0x100b4
/* [RW 1] Value of this register will be transmitted to port swap when
   ~nig_registers_strap_override.strap_override =1 */
#define NIG_REG_PORT_SWAP                                        0x10394
/* [RW 1] output enable for RX parser descriptor IF */
#define NIG_REG_PRS_EOP_OUT_EN                                   0x10104
/* [RW 1] Input enable for RX parser request IF */
#define NIG_REG_PRS_REQ_IN_EN                                    0x100b8
/* [RW 5] control to serdes - CL22 PHY_ADD and CL45 PRTAD */
#define NIG_REG_SERDES0_CTRL_PHY_ADDR                            0x10374
/* [R 1] status from serdes0 that inputs to interrupt logic of link status */
#define NIG_REG_SERDES0_STATUS_LINK_STATUS                       0x10578
/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure
   for port0 */
#define NIG_REG_STAT0_BRB_DISCARD                                0x105f0
/* [R 32] Rx statistics : In user packets truncated due to BRB backpressure
   for port0 */
#define NIG_REG_STAT0_BRB_TRUNCATE                               0x105f8
/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that
   between 1024 and 1522 bytes for port0 */
#define NIG_REG_STAT0_EGRESS_MAC_PKT0                            0x10750
/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that
   between 1523 bytes and above for port0 */
#define NIG_REG_STAT0_EGRESS_MAC_PKT1                            0x10760
/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure
   for port1 */
#define NIG_REG_STAT1_BRB_DISCARD                                0x10628
/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that
   between 1024 and 1522 bytes for port1 */
#define NIG_REG_STAT1_EGRESS_MAC_PKT0                            0x107a0
/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that
   between 1523 bytes and above for port1 */
#define NIG_REG_STAT1_EGRESS_MAC_PKT1                            0x107b0
/* [WB_R 64] Rx statistics : User octets received for LP */
#define NIG_REG_STAT2_BRB_OCTET                                  0x107e0
#define NIG_REG_STATUS_INTERRUPT_PORT0                           0x10328
#define NIG_REG_STATUS_INTERRUPT_PORT1                           0x1032c
/* [RW 1] port swap mux selection. If this register equal to 0 then port
   swap is equal to SPIO pin that inputs from ifmux_serdes_swap. If 1 then
   ort swap is equal to ~nig_registers_port_swap.port_swap */
#define NIG_REG_STRAP_OVERRIDE                                   0x10398
/* [RW 1] output enable for RX_XCM0 IF */
#define NIG_REG_XCM0_OUT_EN                                      0x100f0
/* [RW 1] output enable for RX_XCM1 IF */
#define NIG_REG_XCM1_OUT_EN                                      0x100f4
/* [RW 1] control to xgxs - remote PHY in-band MDIO */
#define NIG_REG_XGXS0_CTRL_EXTREMOTEMDIOST                       0x10348
/* [RW 5] control to xgxs - CL45 DEVAD */
#define NIG_REG_XGXS0_CTRL_MD_DEVAD                              0x1033c
/* [RW 1] control to xgxs; 0 - clause 45; 1 - clause 22 */
#define NIG_REG_XGXS0_CTRL_MD_ST                                 0x10338
/* [RW 5] control to xgxs - CL22 PHY_ADD and CL45 PRTAD */
#define NIG_REG_XGXS0_CTRL_PHY_ADDR                              0x10340
/* [R 1] status from xgxs0 that inputs to interrupt logic of link10g. */
#define NIG_REG_XGXS0_STATUS_LINK10G                             0x10680
/* [R 4] status from xgxs0 that inputs to interrupt logic of link status */
#define NIG_REG_XGXS0_STATUS_LINK_STATUS                         0x10684
/* [RW 2] selection for XGXS lane of port 0 in NIG_MUX block */
#define NIG_REG_XGXS_LANE_SEL_P0                                 0x102e8
/* [RW 1] selection for port0 for NIG_MUX block : 0 = SerDes; 1 = XGXS */
#define NIG_REG_XGXS_SERDES0_MODE_SEL                            0x102e0
#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS (0x1<<9)
#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G      (0x1<<15)
#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS  (0xf<<18)
#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE 18
/* [RW 1] Disable processing further tasks from port 0 (after ending the
   current task in process). */
#define PBF_REG_DISABLE_NEW_TASK_PROC_P0                         0x14005c
/* [RW 1] Disable processing further tasks from port 1 (after ending the
   current task in process). */
#define PBF_REG_DISABLE_NEW_TASK_PROC_P1                         0x140060
/* [RW 1] Disable processing further tasks from port 4 (after ending the
   current task in process). */
#define PBF_REG_DISABLE_NEW_TASK_PROC_P4                         0x14006c
#define PBF_REG_IF_ENABLE_REG                                    0x140044
/* [RW 1] Init bit. When set the initial credits are copied to the credit
   registers (except the port credits). Should be set and then reset after
   the configuration of the block has ended. */
#define PBF_REG_INIT                                             0x140000
/* [RW 1] Init bit for port 0. When set the initial credit of port 0 is
   copied to the credit register. Should be set and then reset after the
   configuration of the port has ended. */
#define PBF_REG_INIT_P0                                          0x140004
/* [RW 1] Init bit for port 1. When set the initial credit of port 1 is
   copied to the credit register. Should be set and then reset after the
   configuration of the port has ended. */
#define PBF_REG_INIT_P1                                          0x140008
/* [RW 1] Init bit for port 4. When set the initial credit of port 4 is
   copied to the credit register. Should be set and then reset after the
   configuration of the port has ended. */
#define PBF_REG_INIT_P4                                          0x14000c
/* [RW 1] Enable for mac interface 0. */
#define PBF_REG_MAC_IF0_ENABLE                                   0x140030
/* [RW 1] Enable for mac interface 1. */
#define PBF_REG_MAC_IF1_ENABLE                                   0x140034
/* [RW 1] Enable for the loopback interface. */
#define PBF_REG_MAC_LB_ENABLE                                    0x140040
/* [RW 10] Port 0 threshold used by arbiter in 16 byte lines used when pause
   not suppoterd. */
#define PBF_REG_P0_ARB_THRSH                                     0x1400e4
/* [R 11] Current credit for port 0 in the tx port buffers in 16 byte lines. */
#define PBF_REG_P0_CREDIT                                        0x140200
/* [RW 11] Initial credit for port 0 in the tx port buffers in 16 byte
   lines. */
#define PBF_REG_P0_INIT_CRD                                      0x1400d0
/* [RW 1] Indication that pause is enabled for port 0. */
#define PBF_REG_P0_PAUSE_ENABLE                                  0x140014
/* [R 8] Number of tasks in port 0 task queue. */
#define PBF_REG_P0_TASK_CNT                                      0x140204
/* [R 11] Current credit for port 1 in the tx port buffers in 16 byte lines. */
#define PBF_REG_P1_CREDIT                                        0x140208
/* [RW 11] Initial credit for port 1 in the tx port buffers in 16 byte
   lines. */
#define PBF_REG_P1_INIT_CRD                                      0x1400d4
/* [R 8] Number of tasks in port 1 task queue. */
#define PBF_REG_P1_TASK_CNT                                      0x14020c
/* [R 11] Current credit for port 4 in the tx port buffers in 16 byte lines. */
#define PBF_REG_P4_CREDIT                                        0x140210
/* [RW 11] Initial credit for port 4 in the tx port buffers in 16 byte
   lines. */
#define PBF_REG_P4_INIT_CRD                                      0x1400e0
/* [R 8] Number of tasks in port 4 task queue. */
#define PBF_REG_P4_TASK_CNT                                      0x140214
/* [RW 5] Interrupt mask register #0 read/write */
#define PBF_REG_PBF_INT_MASK                                     0x1401d4
/* [R 5] Interrupt register #0 read */
#define PBF_REG_PBF_INT_STS                                      0x1401c8
#define PB_REG_CONTROL                                           0
/* [RW 2] Interrupt mask register #0 read/write */
#define PB_REG_PB_INT_MASK                                       0x28
/* [R 2] Interrupt register #0 read */
#define PB_REG_PB_INT_STS                                        0x1c
/* [RW 4] Parity mask register #0 read/write */
#define PB_REG_PB_PRTY_MASK                                      0x38
/* [R 4] Parity register #0 read */
#define PB_REG_PB_PRTY_STS                                       0x2c
#define PRS_REG_A_PRSU_20                                        0x40134
/* [R 8] debug only: CFC load request current credit. Transaction based. */
#define PRS_REG_CFC_LD_CURRENT_CREDIT                            0x40164
/* [R 8] debug only: CFC search request current credit. Transaction based. */
#define PRS_REG_CFC_SEARCH_CURRENT_CREDIT                        0x40168
/* [RW 6] The initial credit for the search message to the CFC interface.
   Credit is transaction based. */
#define PRS_REG_CFC_SEARCH_INITIAL_CREDIT                        0x4011c
/* [RW 24] CID for port 0 if no match */
#define PRS_REG_CID_PORT_0                                       0x400fc
/* [RW 32] The CM header for flush message where 'load existed' bit in CFC
   load response is reset and packet type is 0. Used in packet start message
   to TCM. */
#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_0                         0x400dc
#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_1                         0x400e0
#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_2                         0x400e4
#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_3                         0x400e8
#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_4                         0x400ec
/* [RW 32] The CM header for flush message where 'load existed' bit in CFC
   load response is set and packet type is 0. Used in packet start message
   to TCM. */
#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_0                      0x400bc
#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_1                      0x400c0
#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_2                      0x400c4
#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_3                      0x400c8
#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_4                      0x400cc
/* [RW 32] The CM header for a match and packet type 1 for loopback port.
   Used in packet start message to TCM. */
#define PRS_REG_CM_HDR_LOOPBACK_TYPE_1                           0x4009c
#define PRS_REG_CM_HDR_LOOPBACK_TYPE_2                           0x400a0
#define PRS_REG_CM_HDR_LOOPBACK_TYPE_3                           0x400a4
#define PRS_REG_CM_HDR_LOOPBACK_TYPE_4                           0x400a8
/* [RW 32] The CM header for a match and packet type 0. Used in packet start
   message to TCM. */
#define PRS_REG_CM_HDR_TYPE_0                                    0x40078
#define PRS_REG_CM_HDR_TYPE_1                                    0x4007c
#define PRS_REG_CM_HDR_TYPE_2                                    0x40080
#define PRS_REG_CM_HDR_TYPE_3                                    0x40084
#define PRS_REG_CM_HDR_TYPE_4                                    0x40088
/* [RW 32] The CM header in case there was not a match on the connection */
#define PRS_REG_CM_NO_MATCH_HDR                                  0x400b8
/* [RW 1] Indicates if in e1hov mode. 0=non-e1hov mode; 1=e1hov mode. */
#define PRS_REG_E1HOV_MODE                                       0x401c8
/* [RW 8] The 8-bit event ID for a match and packet type 1. Used in packet
   start message to TCM. */
#define PRS_REG_EVENT_ID_1                                       0x40054
#define PRS_REG_EVENT_ID_2                                       0x40058
#define PRS_REG_EVENT_ID_3                                       0x4005c
/* [RW 16] The Ethernet type value for FCoE */
#define PRS_REG_FCOE_TYPE                                        0x401d0
/* [RW 8] Context region for flush packet with packet type 0. Used in CFC
   load request message. */
#define PRS_REG_FLUSH_REGIONS_TYPE_0                             0x40004
#define PRS_REG_FLUSH_REGIONS_TYPE_1                             0x40008
#define PRS_REG_FLUSH_REGIONS_TYPE_2                             0x4000c
#define PRS_REG_FLUSH_REGIONS_TYPE_3                             0x40010
#define PRS_REG_FLUSH_REGIONS_TYPE_4                             0x40014
#define PRS_REG_FLUSH_REGIONS_TYPE_5                             0x40018
#define PRS_REG_FLUSH_REGIONS_TYPE_6                             0x4001c
#define PRS_REG_FLUSH_REGIONS_TYPE_7                             0x40020
/* [RW 4] The increment value to send in the CFC load request message */
#define PRS_REG_INC_VALUE                                        0x40048
/* [RW 1] If set indicates not to send messages to CFC on received packets */
#define PRS_REG_NIC_MODE                                         0x40138
/* [RW 8] The 8-bit event ID for cases where there is no match on the
   connection. Used in packet start message to TCM. */
#define PRS_REG_NO_MATCH_EVENT_ID                                0x40070
/* [ST 24] The number of input CFC flush packets */
#define PRS_REG_NUM_OF_CFC_FLUSH_MESSAGES                        0x40128
/* [ST 32] The number of cycles the Parser halted its operation since it
   could not allocate the next serial number */
#define PRS_REG_NUM_OF_DEAD_CYCLES                               0x40130
/* [ST 24] The number of input packets */
#define PRS_REG_NUM_OF_PACKETS                                   0x40124
/* [ST 24] The number of input transparent flush packets */
#define PRS_REG_NUM_OF_TRANSPARENT_FLUSH_MESSAGES                0x4012c
/* [RW 8] Context region for received Ethernet packet with a match and
   packet type 0. Used in CFC load request message */
#define PRS_REG_PACKET_REGIONS_TYPE_0                            0x40028
#define PRS_REG_PACKET_REGIONS_TYPE_1                            0x4002c
#define PRS_REG_PACKET_REGIONS_TYPE_2                            0x40030
#define PRS_REG_PACKET_REGIONS_TYPE_3                            0x40034
#define PRS_REG_PACKET_REGIONS_TYPE_4                            0x40038
#define PRS_REG_PACKET_REGIONS_TYPE_5                            0x4003c
#define PRS_REG_PACKET_REGIONS_TYPE_6                            0x40040
#define PRS_REG_PACKET_REGIONS_TYPE_7                            0x40044
/* [R 2] debug only: Number of pending requests for CAC on port 0. */
#define PRS_REG_PENDING_BRB_CAC0_RQ                              0x40174
/* [R 2] debug only: Number of pending requests for header parsing. */
#define PRS_REG_PENDING_BRB_PRS_RQ                               0x40170
/* [R 1] Interrupt register #0 read */
#define PRS_REG_PRS_INT_STS                                      0x40188
/* [RW 8] Parity mask register #0 read/write */
#define PRS_REG_PRS_PRTY_MASK                                    0x401a4
/* [R 8] Parity register #0 read */
#define PRS_REG_PRS_PRTY_STS                                     0x40198
/* [RW 8] Context region for pure acknowledge packets. Used in CFC load
   request message */
#define PRS_REG_PURE_REGIONS                                     0x40024
/* [R 32] debug only: Serial number status lsb 32 bits. '1' indicates this
   serail number was released by SDM but cannot be used because a previous
   serial number was not released. */
#define PRS_REG_SERIAL_NUM_STATUS_LSB                            0x40154
/* [R 32] debug only: Serial number status msb 32 bits. '1' indicates this
   serail number was released by SDM but cannot be used because a previous
   serial number was not released. */
#define PRS_REG_SERIAL_NUM_STATUS_MSB                            0x40158
/* [R 4] debug only: SRC current credit. Transaction based. */
#define PRS_REG_SRC_CURRENT_CREDIT                               0x4016c
/* [R 8] debug only: TCM current credit. Cycle based. */
#define PRS_REG_TCM_CURRENT_CREDIT                               0x40160
/* [R 8] debug only: TSDM current credit. Transaction based. */
#define PRS_REG_TSDM_CURRENT_CREDIT                              0x4015c
/* [R 6] Debug only: Number of used entries in the data FIFO */
#define PXP2_REG_HST_DATA_FIFO_STATUS                            0x12047c
/* [R 7] Debug only: Number of used entries in the header FIFO */
#define PXP2_REG_HST_HEADER_FIFO_STATUS                          0x120478
#define PXP2_REG_PGL_ADDR_88_F0                                  0x120534
#define PXP2_REG_PGL_ADDR_8C_F0                                  0x120538
#define PXP2_REG_PGL_ADDR_90_F0                                  0x12053c
#define PXP2_REG_PGL_ADDR_94_F0                                  0x120540
#define PXP2_REG_PGL_CONTROL0                                    0x120490
#define PXP2_REG_PGL_CONTROL1                                    0x120514
/* [RW 32] third dword data of expansion rom request. this register is
   special. reading from it provides a vector outstanding read requests. if
   a bit is zero it means that a read request on the corresponding tag did
   not finish yet (not all completions have arrived for it) */
#define PXP2_REG_PGL_EXP_ROM2                                    0x120808
/* [RW 32] Inbound interrupt table for CSDM: bits[31:16]-mask;
   its[15:0]-address */
#define PXP2_REG_PGL_INT_CSDM_0                                  0x1204f4
#define PXP2_REG_PGL_INT_CSDM_1                                  0x1204f8
#define PXP2_REG_PGL_INT_CSDM_2                                  0x1204fc
#define PXP2_REG_PGL_INT_CSDM_3                                  0x120500
#define PXP2_REG_PGL_INT_CSDM_4                                  0x120504
#define PXP2_REG_PGL_INT_CSDM_5                                  0x120508
#define PXP2_REG_PGL_INT_CSDM_6                                  0x12050c
#define PXP2_REG_PGL_INT_CSDM_7                                  0x120510
/* [RW 32] Inbound interrupt table for TSDM: bits[31:16]-mask;
   its[15:0]-address */
#define PXP2_REG_PGL_INT_TSDM_0                                  0x120494
#define PXP2_REG_PGL_INT_TSDM_1                                  0x120498
#define PXP2_REG_PGL_INT_TSDM_2                                  0x12049c
#define PXP2_REG_PGL_INT_TSDM_3                                  0x1204a0
#define PXP2_REG_PGL_INT_TSDM_4                                  0x1204a4
#define PXP2_REG_PGL_INT_TSDM_5                                  0x1204a8
#define PXP2_REG_PGL_INT_TSDM_6                                  0x1204ac
#define PXP2_REG_PGL_INT_TSDM_7                                  0x1204b0
/* [RW 32] Inbound interrupt table for USDM: bits[31:16]-mask;
   its[15:0]-address */
#define PXP2_REG_PGL_INT_USDM_0                                  0x1204b4
#define PXP2_REG_PGL_INT_USDM_1                                  0x1204b8
#define PXP2_REG_PGL_INT_USDM_2                                  0x1204bc
#define PXP2_REG_PGL_INT_USDM_3                                  0x1204c0
#define PXP2_REG_PGL_INT_USDM_4                                  0x1204c4
#define PXP2_REG_PGL_INT_USDM_5                                  0x1204c8
#define PXP2_REG_PGL_INT_USDM_6                                  0x1204cc
#define PXP2_REG_PGL_INT_USDM_7                                  0x1204d0
/* [RW 32] Inbound interrupt table for XSDM: bits[31:16]-mask;
   its[15:0]-address */
#define PXP2_REG_PGL_INT_XSDM_0                                  0x1204d4
#define PXP2_REG_PGL_INT_XSDM_1                                  0x1204d8
#define PXP2_REG_PGL_INT_XSDM_2                                  0x1204dc
#define PXP2_REG_PGL_INT_XSDM_3                                  0x1204e0
#define PXP2_REG_PGL_INT_XSDM_4                                  0x1204e4
#define PXP2_REG_PGL_INT_XSDM_5                                  0x1204e8
#define PXP2_REG_PGL_INT_XSDM_6                                  0x1204ec
#define PXP2_REG_PGL_INT_XSDM_7                                  0x1204f0
/* [R 1] this bit indicates that a read request was blocked because of
   bus_master_en was deasserted */
#define PXP2_REG_PGL_READ_BLOCKED                                0x120568
#define PXP2_REG_PGL_TAGS_LIMIT                                  0x1205a8
/* [R 18] debug only */
#define PXP2_REG_PGL_TXW_CDTS                                    0x12052c
/* [R 1] this bit indicates that a write request was blocked because of
   bus_master_en was deasserted */
#define PXP2_REG_PGL_WRITE_BLOCKED                               0x120564
#define PXP2_REG_PSWRQ_BW_ADD1                                   0x1201c0
#define PXP2_REG_PSWRQ_BW_ADD10                                  0x1201e4
#define PXP2_REG_PSWRQ_BW_ADD11                                  0x1201e8
#define PXP2_REG_PSWRQ_BW_ADD10                                  0x1201e4
#define PXP2_REG_PSWRQ_BW_ADD11                                  0x1201e8
#define PXP2_REG_PSWRQ_BW_ADD2                                   0x1201c4
#define PXP2_REG_PSWRQ_BW_ADD28                                  0x120228
#define PXP2_REG_PSWRQ_BW_ADD28                                  0x120228
#define PXP2_REG_PSWRQ_BW_ADD3                                   0x1201c8
#define PXP2_REG_PSWRQ_BW_ADD6                                   0x1201d4
#define PXP2_REG_PSWRQ_BW_ADD7                                   0x1201d8
#define PXP2_REG_PSWRQ_BW_ADD8                                   0x1201dc
#define PXP2_REG_PSWRQ_BW_ADD9                                   0x1201e0
#define PXP2_REG_PSWRQ_BW_CREDIT                                 0x12032c
#define PXP2_REG_PSWRQ_BW_L1                                     0x1202b0
#define PXP2_REG_PSWRQ_BW_L10                                    0x1202d4
#define PXP2_REG_PSWRQ_BW_L11                                    0x1202d8
#define PXP2_REG_PSWRQ_BW_L10                                    0x1202d4
#define PXP2_REG_PSWRQ_BW_L11                                    0x1202d8
#define PXP2_REG_PSWRQ_BW_L2                                     0x1202b4
#define PXP2_REG_PSWRQ_BW_L28                                    0x120318
#define PXP2_REG_PSWRQ_BW_L28                                    0x120318
#define PXP2_REG_PSWRQ_BW_L3                                     0x1202b8
#define PXP2_REG_PSWRQ_BW_L6                                     0x1202c4
#define PXP2_REG_PSWRQ_BW_L7                                     0x1202c8
#define PXP2_REG_PSWRQ_BW_L8                                     0x1202cc
#define PXP2_REG_PSWRQ_BW_L9                                     0x1202d0
#define PXP2_REG_PSWRQ_BW_RD                                     0x120324
#define PXP2_REG_PSWRQ_BW_UB1                                    0x120238
#define PXP2_REG_PSWRQ_BW_UB10                                   0x12025c
#define PXP2_REG_PSWRQ_BW_UB11                                   0x120260
#define PXP2_REG_PSWRQ_BW_UB10                                   0x12025c
#define PXP2_REG_PSWRQ_BW_UB11                                   0x120260
#define PXP2_REG_PSWRQ_BW_UB2                                    0x12023c
#define PXP2_REG_PSWRQ_BW_UB28                                   0x1202a0
#define PXP2_REG_PSWRQ_BW_UB28                                   0x1202a0
#define PXP2_REG_PSWRQ_BW_UB3                                    0x120240
#define PXP2_REG_PSWRQ_BW_UB6                                    0x12024c
#define PXP2_REG_PSWRQ_BW_UB7                                    0x120250
#define PXP2_REG_PSWRQ_BW_UB8                                    0x120254
#define PXP2_REG_PSWRQ_BW_UB9                                    0x120258
#define PXP2_REG_PSWRQ_BW_WR                                     0x120328
#define PXP2_REG_PSWRQ_CDU0_L2P                                  0x120000
#define PXP2_REG_PSWRQ_QM0_L2P                                   0x120038
#define PXP2_REG_PSWRQ_SRC0_L2P                                  0x120054
#define PXP2_REG_PSWRQ_TM0_L2P                                   0x12001c
#define PXP2_REG_PSWRQ_TSDM0_L2P                                 0x1200e0
/* [RW 32] Interrupt mask register #0 read/write */
#define PXP2_REG_PXP2_INT_MASK_0                                 0x120578
/* [R 32] Interrupt register #0 read */
#define PXP2_REG_PXP2_INT_STS_0                                  0x12056c
#define PXP2_REG_PXP2_INT_STS_1                                  0x120608
/* [RC 32] Interrupt register #0 read clear */
#define PXP2_REG_PXP2_INT_STS_CLR_0                              0x120570
/* [RW 32] Parity mask register #0 read/write */
#define PXP2_REG_PXP2_PRTY_MASK_0                                0x120588
#define PXP2_REG_PXP2_PRTY_MASK_1                                0x120598
/* [R 32] Parity register #0 read */
#define PXP2_REG_PXP2_PRTY_STS_0                                 0x12057c
#define PXP2_REG_PXP2_PRTY_STS_1                                 0x12058c
/* [R 1] Debug only: The 'almost full' indication from each fifo (gives
   indication about backpressure) */
#define PXP2_REG_RD_ALMOST_FULL_0                                0x120424
/* [R 8] Debug only: The blocks counter - number of unused block ids */
#define PXP2_REG_RD_BLK_CNT                                      0x120418
/* [RW 8] Debug only: Total number of available blocks in Tetris Buffer.
   Must be bigger than 6. Normally should not be changed. */
#define PXP2_REG_RD_BLK_NUM_CFG                                  0x12040c
/* [RW 2] CDU byte swapping mode configuration for master read requests */
#define PXP2_REG_RD_CDURD_SWAP_MODE                              0x120404
/* [RW 1] When '1'; inputs to the PSWRD block are ignored */
#define PXP2_REG_RD_DISABLE_INPUTS                               0x120374
/* [R 1] PSWRD internal memories initialization is done */
#define PXP2_REG_RD_INIT_DONE                                    0x120370
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq10 */
#define PXP2_REG_RD_MAX_BLKS_VQ10                                0x1203a0
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq11 */
#define PXP2_REG_RD_MAX_BLKS_VQ11                                0x1203a4
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq17 */
#define PXP2_REG_RD_MAX_BLKS_VQ17                                0x1203bc
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq18 */
#define PXP2_REG_RD_MAX_BLKS_VQ18                                0x1203c0
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq19 */
#define PXP2_REG_RD_MAX_BLKS_VQ19                                0x1203c4
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq22 */
#define PXP2_REG_RD_MAX_BLKS_VQ22                                0x1203d0
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq6 */
#define PXP2_REG_RD_MAX_BLKS_VQ6                                 0x120390
/* [RW 8] The maximum number of blocks in Tetris Buffer that can be
   allocated for vq9 */
#define PXP2_REG_RD_MAX_BLKS_VQ9                                 0x12039c
/* [RW 2] PBF byte swapping mode configuration for master read requests */
#define PXP2_REG_RD_PBF_SWAP_MODE                                0x1203f4
/* [R 1] Debug only: Indication if delivery ports are idle */
#define PXP2_REG_RD_PORT_IS_IDLE_0                               0x12041c
#define PXP2_REG_RD_PORT_IS_IDLE_1                               0x120420
/* [RW 2] QM byte swapping mode configuration for master read requests */
#define PXP2_REG_RD_QM_SWAP_MODE                                 0x1203f8
/* [R 7] Debug only: The SR counter - number of unused sub request ids */
#define PXP2_REG_RD_SR_CNT                                       0x120414
/* [RW 2] SRC byte swapping mode configuration for master read requests */
#define PXP2_REG_RD_SRC_SWAP_MODE                                0x120400
/* [RW 7] Debug only: Total number of available PCI read sub-requests. Must
   be bigger than 1. Normally should not be changed. */
#define PXP2_REG_RD_SR_NUM_CFG                                   0x120408
/* [RW 1] Signals the PSWRD block to start initializing internal memories */
#define PXP2_REG_RD_START_INIT                                   0x12036c
/* [RW 2] TM byte swapping mode configuration for master read requests */
#define PXP2_REG_RD_TM_SWAP_MODE                                 0x1203fc
/* [RW 10] Bandwidth addition to VQ0 write requests */
#define PXP2_REG_RQ_BW_RD_ADD0                                   0x1201bc
/* [RW 10] Bandwidth addition to VQ12 read requests */
#define PXP2_REG_RQ_BW_RD_ADD12                                  0x1201ec
/* [RW 10] Bandwidth addition to VQ13 read requests */
#define PXP2_REG_RQ_BW_RD_ADD13                                  0x1201f0
/* [RW 10] Bandwidth addition to VQ14 read requests */
#define PXP2_REG_RQ_BW_RD_ADD14                                  0x1201f4
/* [RW 10] Bandwidth addition to VQ15 read requests */
#define PXP2_REG_RQ_BW_RD_ADD15                                  0x1201f8
/* [RW 10] Bandwidth addition to VQ16 read requests */
#define PXP2_REG_RQ_BW_RD_ADD16                                  0x1201fc
/* [RW 10] Bandwidth addition to VQ17 read requests */
#define PXP2_REG_RQ_BW_RD_ADD17                                  0x120200
/* [RW 10] Bandwidth addition to VQ18 read requests */
#define PXP2_REG_RQ_BW_RD_ADD18                                  0x120204
/* [RW 10] Bandwidth addition to VQ19 read requests */
#define PXP2_REG_RQ_BW_RD_ADD19                                  0x120208
/* [RW 10] Bandwidth addition to VQ20 read requests */
#define PXP2_REG_RQ_BW_RD_ADD20                                  0x12020c
/* [RW 10] Bandwidth addition to VQ22 read requests */
#define PXP2_REG_RQ_BW_RD_ADD22                                  0x120210
/* [RW 10] Bandwidth addition to VQ23 read requests */
#define PXP2_REG_RQ_BW_RD_ADD23                                  0x120214
/* [RW 10] Bandwidth addition to VQ24 read requests */
#define PXP2_REG_RQ_BW_RD_ADD24                                  0x120218
/* [RW 10] Bandwidth addition to VQ25 read requests */
#define PXP2_REG_RQ_BW_RD_ADD25                                  0x12021c
/* [RW 10] Bandwidth addition to VQ26 read requests */
#define PXP2_REG_RQ_BW_RD_ADD26                                  0x120220
/* [RW 10] Bandwidth addition to VQ27 read requests */
#define PXP2_REG_RQ_BW_RD_ADD27                                  0x120224
/* [RW 10] Bandwidth addition to VQ4 read requests */
#define PXP2_REG_RQ_BW_RD_ADD4                                   0x1201cc
/* [RW 10] Bandwidth addition to VQ5 read requests */
#define PXP2_REG_RQ_BW_RD_ADD5                                   0x1201d0
/* [RW 10] Bandwidth Typical L for VQ0 Read requests */
#define PXP2_REG_RQ_BW_RD_L0                                     0x1202ac
/* [RW 10] Bandwidth Typical L for VQ12 Read requests */
#define PXP2_REG_RQ_BW_RD_L12                                    0x1202dc
/* [RW 10] Bandwidth Typical L for VQ13 Read requests */
#define PXP2_REG_RQ_BW_RD_L13                                    0x1202e0
/* [RW 10] Bandwidth Typical L for VQ14 Read requests */
#define PXP2_REG_RQ_BW_RD_L14                                    0x1202e4
/* [RW 10] Bandwidth Typical L for VQ15 Read requests */
#define PXP2_REG_RQ_BW_RD_L15                                    0x1202e8
/* [RW 10] Bandwidth Typical L for VQ16 Read requests */
#define PXP2_REG_RQ_BW_RD_L16                                    0x1202ec
/* [RW 10] Bandwidth Typical L for VQ17 Read requests */
#define PXP2_REG_RQ_BW_RD_L17                                    0x1202f0
/* [RW 10] Bandwidth Typical L for VQ18 Read requests */
#define PXP2_REG_RQ_BW_RD_L18                                    0x1202f4
/* [RW 10] Bandwidth Typical L for VQ19 Read requests */
#define PXP2_REG_RQ_BW_RD_L19                                    0x1202f8
/* [RW 10] Bandwidth Typical L for VQ20 Read requests */
#define PXP2_REG_RQ_BW_RD_L20                                    0x1202fc
/* [RW 10] Bandwidth Typical L for VQ22 Read requests */
#define PXP2_REG_RQ_BW_RD_L22                                    0x120300
/* [RW 10] Bandwidth Typical L for VQ23 Read requests */
#define PXP2_REG_RQ_BW_RD_L23                                    0x120304
/* [RW 10] Bandwidth Typical L for VQ24 Read requests */
#define PXP2_REG_RQ_BW_RD_L24                                    0x120308
/* [RW 10] Bandwidth Typical L for VQ25 Read requests */
#define PXP2_REG_RQ_BW_RD_L25                                    0x12030c
/* [RW 10] Bandwidth Typical L for VQ26 Read requests */
#define PXP2_REG_RQ_BW_RD_L26                                    0x120310
/* [RW 10] Bandwidth Typical L for VQ27 Read requests */
#define PXP2_REG_RQ_BW_RD_L27                                    0x120314
/* [RW 10] Bandwidth Typical L for VQ4 Read requests */
#define PXP2_REG_RQ_BW_RD_L4                                     0x1202bc
/* [RW 10] Bandwidth Typical L for VQ5 Read- currently not used */
#define PXP2_REG_RQ_BW_RD_L5                                     0x1202c0
/* [RW 7] Bandwidth upper bound for VQ0 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND0                                0x120234
/* [RW 7] Bandwidth upper bound for VQ12 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND12                               0x120264
/* [RW 7] Bandwidth upper bound for VQ13 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND13                               0x120268
/* [RW 7] Bandwidth upper bound for VQ14 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND14                               0x12026c
/* [RW 7] Bandwidth upper bound for VQ15 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND15                               0x120270
/* [RW 7] Bandwidth upper bound for VQ16 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND16                               0x120274
/* [RW 7] Bandwidth upper bound for VQ17 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND17                               0x120278
/* [RW 7] Bandwidth upper bound for VQ18 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND18                               0x12027c
/* [RW 7] Bandwidth upper bound for VQ19 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND19                               0x120280
/* [RW 7] Bandwidth upper bound for VQ20 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND20                               0x120284
/* [RW 7] Bandwidth upper bound for VQ22 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND22                               0x120288
/* [RW 7] Bandwidth upper bound for VQ23 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND23                               0x12028c
/* [RW 7] Bandwidth upper bound for VQ24 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND24                               0x120290
/* [RW 7] Bandwidth upper bound for VQ25 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND25                               0x120294
/* [RW 7] Bandwidth upper bound for VQ26 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND26                               0x120298
/* [RW 7] Bandwidth upper bound for VQ27 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND27                               0x12029c
/* [RW 7] Bandwidth upper bound for VQ4 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND4                                0x120244
/* [RW 7] Bandwidth upper bound for VQ5 read requests */
#define PXP2_REG_RQ_BW_RD_UBOUND5                                0x120248
/* [RW 10] Bandwidth addition to VQ29 write requests */
#define PXP2_REG_RQ_BW_WR_ADD29                                  0x12022c
/* [RW 10] Bandwidth addition to VQ30 write requests */
#define PXP2_REG_RQ_BW_WR_ADD30                                  0x120230
/* [RW 10] Bandwidth Typical L for VQ29 Write requests */
#define PXP2_REG_RQ_BW_WR_L29                                    0x12031c
/* [RW 10] Bandwidth Typical L for VQ30 Write requests */
#define PXP2_REG_RQ_BW_WR_L30                                    0x120320
/* [RW 7] Bandwidth upper bound for VQ29 */
#define PXP2_REG_RQ_BW_WR_UBOUND29                               0x1202a4
/* [RW 7] Bandwidth upper bound for VQ30 */
#define PXP2_REG_RQ_BW_WR_UBOUND30                               0x1202a8
/* [RW 18] external first_mem_addr field in L2P table for CDU module port 0 */
#define PXP2_REG_RQ_CDU0_EFIRST_MEM_ADDR                         0x120008
/* [RW 2] Endian mode for cdu */
#define PXP2_REG_RQ_CDU_ENDIAN_M                                 0x1201a0
#define PXP2_REG_RQ_CDU_FIRST_ILT                                0x12061c
#define PXP2_REG_RQ_CDU_LAST_ILT                                 0x120620
/* [RW 3] page size in L2P table for CDU module; -4k; -8k; -16k; -32k; -64k;
   -128k */
#define PXP2_REG_RQ_CDU_P_SIZE                                   0x120018
/* [R 1] 1' indicates that the requester has finished its internal
   configuration */
#define PXP2_REG_RQ_CFG_DONE                                     0x1201b4
/* [RW 2] Endian mode for debug */
#define PXP2_REG_RQ_DBG_ENDIAN_M                                 0x1201a4
/* [RW 1] When '1'; requests will enter input buffers but wont get out
   towards the glue */
#define PXP2_REG_RQ_DISABLE_INPUTS                               0x120330
/* [RW 1] 1 - SR will be aligned by 64B; 0 - SR will be aligned by 8B */
#define PXP2_REG_RQ_DRAM_ALIGN                                   0x1205b0
/* [RW 1] If 1 ILT failiue will not result in ELT access; An interrupt will
   be asserted */
#define PXP2_REG_RQ_ELT_DISABLE                                  0x12066c
/* [RW 2] Endian mode for hc */
#define PXP2_REG_RQ_HC_ENDIAN_M                                  0x1201a8
/* [RW 1] when '0' ILT logic will work as in A0; otherwise B0; for back
   compatibility needs; Note that different registers are used per mode */
#define PXP2_REG_RQ_ILT_MODE                                     0x1205b4
/* [WB 53] Onchip address table */
#define PXP2_REG_RQ_ONCHIP_AT                                    0x122000
/* [WB 53] Onchip address table - B0 */
#define PXP2_REG_RQ_ONCHIP_AT_B0                                 0x128000
/* [RW 13] Pending read limiter threshold; in Dwords */
#define PXP2_REG_RQ_PDR_LIMIT                                    0x12033c
/* [RW 2] Endian mode for qm */
#define PXP2_REG_RQ_QM_ENDIAN_M                                  0x120194
#define PXP2_REG_RQ_QM_FIRST_ILT                                 0x120634
#define PXP2_REG_RQ_QM_LAST_ILT                                  0x120638
/* [RW 3] page size in L2P table for QM module; -4k; -8k; -16k; -32k; -64k;
   -128k */
#define PXP2_REG_RQ_QM_P_SIZE                                    0x120050
/* [RW 1] 1' indicates that the RBC has finished configuring the PSWRQ */
#define PXP2_REG_RQ_RBC_DONE                                     0x1201b0
/* [RW 3] Max burst size filed for read requests port 0; 000 - 128B;
   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */
#define PXP2_REG_RQ_RD_MBS0                                      0x120160
/* [RW 3] Max burst size filed for read requests port 1; 000 - 128B;
   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */
#define PXP2_REG_RQ_RD_MBS1                                      0x120168
/* [RW 2] Endian mode for src */
#define PXP2_REG_RQ_SRC_ENDIAN_M                                 0x12019c
#define PXP2_REG_RQ_SRC_FIRST_ILT                                0x12063c
#define PXP2_REG_RQ_SRC_LAST_ILT                                 0x120640
/* [RW 3] page size in L2P table for SRC module; -4k; -8k; -16k; -32k; -64k;
   -128k */
#define PXP2_REG_RQ_SRC_P_SIZE                                   0x12006c
/* [RW 2] Endian mode for tm */
#define PXP2_REG_RQ_TM_ENDIAN_M                                  0x120198
#define PXP2_REG_RQ_TM_FIRST_ILT                                 0x120644
#define PXP2_REG_RQ_TM_LAST_ILT                                  0x120648
/* [RW 3] page size in L2P table for TM module; -4k; -8k; -16k; -32k; -64k;
   -128k */
#define PXP2_REG_RQ_TM_P_SIZE                                    0x120034
/* [R 5] Number of entries in the ufifo; his fifo has l2p completions */
#define PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY                           0x12080c
/* [RW 18] external first_mem_addr field in L2P table for USDM module port 0 */
#define PXP2_REG_RQ_USDM0_EFIRST_MEM_ADDR                        0x120094
/* [R 8] Number of entries occupied by vq 0 in pswrq memory */
#define PXP2_REG_RQ_VQ0_ENTRY_CNT                                0x120810
/* [R 8] Number of entries occupied by vq 10 in pswrq memory */
#define PXP2_REG_RQ_VQ10_ENTRY_CNT                               0x120818
/* [R 8] Number of entries occupied by vq 11 in pswrq memory */
#define PXP2_REG_RQ_VQ11_ENTRY_CNT                               0x120820
/* [R 8] Number of entries occupied by vq 12 in pswrq memory */
#define PXP2_REG_RQ_VQ12_ENTRY_CNT                               0x120828
/* [R 8] Number of entries occupied by vq 13 in pswrq memory */
#define PXP2_REG_RQ_VQ13_ENTRY_CNT                               0x120830
/* [R 8] Number of entries occupied by vq 14 in pswrq memory */
#define PXP2_REG_RQ_VQ14_ENTRY_CNT                               0x120838
/* [R 8] Number of entries occupied by vq 15 in pswrq memory */
#define PXP2_REG_RQ_VQ15_ENTRY_CNT                               0x120840
/* [R 8] Number of entries occupied by vq 16 in pswrq memory */
#define PXP2_REG_RQ_VQ16_ENTRY_CNT                               0x120848
/* [R 8] Number of entries occupied by vq 17 in pswrq memory */
#define PXP2_REG_RQ_VQ17_ENTRY_CNT                               0x120850
/* [R 8] Number of entries occupied by vq 18 in pswrq memory */
#define PXP2_REG_RQ_VQ18_ENTRY_CNT                               0x120858
/* [R 8] Number of entries occupied by vq 19 in pswrq memory */
#define PXP2_REG_RQ_VQ19_ENTRY_CNT                               0x120860
/* [R 8] Number of entries occupied by vq 1 in pswrq memory */
#define PXP2_REG_RQ_VQ1_ENTRY_CNT                                0x120868
/* [R 8] Number of entries occupied by vq 20 in pswrq memory */
#define PXP2_REG_RQ_VQ20_ENTRY_CNT                               0x120870
/* [R 8] Number of entries occupied by vq 21 in pswrq memory */
#define PXP2_REG_RQ_VQ21_ENTRY_CNT                               0x120878
/* [R 8] Number of entries occupied by vq 22 in pswrq memory */
#define PXP2_REG_RQ_VQ22_ENTRY_CNT                               0x120880
/* [R 8] Number of entries occupied by vq 23 in pswrq memory */
#define PXP2_REG_RQ_VQ23_ENTRY_CNT                               0x120888
/* [R 8] Number of entries occupied by vq 24 in pswrq memory */
#define PXP2_REG_RQ_VQ24_ENTRY_CNT                               0x120890
/* [R 8] Number of entries occupied by vq 25 in pswrq memory */
#define PXP2_REG_RQ_VQ25_ENTRY_CNT                               0x120898
/* [R 8] Number of entries occupied by vq 26 in pswrq memory */
#define PXP2_REG_RQ_VQ26_ENTRY_CNT                               0x1208a0
/* [R 8] Number of entries occupied by vq 27 in pswrq memory */
#define PXP2_REG_RQ_VQ27_ENTRY_CNT                               0x1208a8
/* [R 8] Number of entries occupied by vq 28 in pswrq memory */
#define PXP2_REG_RQ_VQ28_ENTRY_CNT                               0x1208b0
/* [R 8] Number of entries occupied by vq 29 in pswrq memory */
#define PXP2_REG_RQ_VQ29_ENTRY_CNT                               0x1208b8
/* [R 8] Number of entries occupied by vq 2 in pswrq memory */
#define PXP2_REG_RQ_VQ2_ENTRY_CNT                                0x1208c0
/* [R 8] Number of entries occupied by vq 30 in pswrq memory */
#define PXP2_REG_RQ_VQ30_ENTRY_CNT                               0x1208c8
/* [R 8] Number of entries occupied by vq 31 in pswrq memory */
#define PXP2_REG_RQ_VQ31_ENTRY_CNT                               0x1208d0
/* [R 8] Number of entries occupied by vq 3 in pswrq memory */
#define PXP2_REG_RQ_VQ3_ENTRY_CNT                                0x1208d8
/* [R 8] Number of entries occupied by vq 4 in pswrq memory */
#define PXP2_REG_RQ_VQ4_ENTRY_CNT                                0x1208e0
/* [R 8] Number of entries occupied by vq 5 in pswrq memory */
#define PXP2_REG_RQ_VQ5_ENTRY_CNT                                0x1208e8
/* [R 8] Number of entries occupied by vq 6 in pswrq memory */
#define PXP2_REG_RQ_VQ6_ENTRY_CNT                                0x1208f0
/* [R 8] Number of entries occupied by vq 7 in pswrq memory */
#define PXP2_REG_RQ_VQ7_ENTRY_CNT                                0x1208f8
/* [R 8] Number of entries occupied by vq 8 in pswrq memory */
#define PXP2_REG_RQ_VQ8_ENTRY_CNT                                0x120900
/* [R 8] Number of entries occupied by vq 9 in pswrq memory */
#define PXP2_REG_RQ_VQ9_ENTRY_CNT                                0x120908
/* [RW 3] Max burst size filed for write requests port 0; 000 - 128B;
   001:256B; 010: 512B; */
#define PXP2_REG_RQ_WR_MBS0                                      0x12015c
/* [RW 3] Max burst size filed for write requests port 1; 000 - 128B;
   001:256B; 010: 512B; */
#define PXP2_REG_RQ_WR_MBS1                                      0x120164
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_CDU_MPS                                      0x1205f0
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_CSDM_MPS                                     0x1205d0
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_DBG_MPS                                      0x1205e8
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_DMAE_MPS                                     0x1205ec
/* [RW 10] if Number of entries in dmae fifo will be higher than this
   threshold then has_payload indication will be asserted; the default value
   should be equal to &gt;  write MBS size! */
#define PXP2_REG_WR_DMAE_TH                                      0x120368
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_HC_MPS                                       0x1205c8
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_QM_MPS                                       0x1205dc
/* [RW 1] 0 - working in A0 mode;  - working in B0 mode */
#define PXP2_REG_WR_REV_MODE                                     0x120670
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_SRC_MPS                                      0x1205e4
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_TM_MPS                                       0x1205e0
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_TSDM_MPS                                     0x1205d4
/* [RW 10] if Number of entries in usdmdp fifo will be higher than this
   threshold then has_payload indication will be asserted; the default value
   should be equal to &gt;  write MBS size! */
#define PXP2_REG_WR_USDMDP_TH                                    0x120348
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_USDM_MPS                                     0x1205cc
/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the
   buffer reaches this number has_payload will be asserted */
#define PXP2_REG_WR_XSDM_MPS                                     0x1205d8
/* [R 1] debug only: Indication if PSWHST arbiter is idle */
#define PXP_REG_HST_ARB_IS_IDLE                                  0x103004
/* [R 8] debug only: A bit mask for all PSWHST arbiter clients. '1' means
   this client is waiting for the arbiter. */
#define PXP_REG_HST_CLIENTS_WAITING_TO_ARB                       0x103008
/* [R 1] debug only: '1' means this PSWHST is discarding doorbells. This bit
   should update accoring to 'hst_discard_doorbells' register when the state
   machine is idle */
#define PXP_REG_HST_DISCARD_DOORBELLS_STATUS                     0x1030a0
/* [R 6] debug only: A bit mask for all PSWHST internal write clients. '1'
   means this PSWHST is discarding inputs from this client. Each bit should
   update accoring to 'hst_discard_internal_writes' register when the state
   machine is idle. */
#define PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS               0x10309c
/* [WB 160] Used for initialization of the inbound interrupts memory */
#define PXP_REG_HST_INBOUND_INT                                  0x103800
/* [RW 32] Interrupt mask register #0 read/write */
#define PXP_REG_PXP_INT_MASK_0                                   0x103074
#define PXP_REG_PXP_INT_MASK_1                                   0x103084
/* [R 32] Interrupt register #0 read */
#define PXP_REG_PXP_INT_STS_0                                    0x103068
#define PXP_REG_PXP_INT_STS_1                                    0x103078
/* [RC 32] Interrupt register #0 read clear */
#define PXP_REG_PXP_INT_STS_CLR_0                                0x10306c
/* [RW 26] Parity mask register #0 read/write */
#define PXP_REG_PXP_PRTY_MASK                                    0x103094
/* [R 26] Parity register #0 read */
#define PXP_REG_PXP_PRTY_STS                                     0x103088
/* [RW 4] The activity counter initial increment value sent in the load
   request */
#define QM_REG_ACTCTRINITVAL_0                                   0x168040
#define QM_REG_ACTCTRINITVAL_1                                   0x168044
#define QM_REG_ACTCTRINITVAL_2                                   0x168048
#define QM_REG_ACTCTRINITVAL_3                                   0x16804c
/* [RW 32] The base logical address (in bytes) of each physical queue. The
   index I represents the physical queue number. The 12 lsbs are ignore and
   considered zero so practically there are only 20 bits in this register;
   queues 63-0 */
#define QM_REG_BASEADDR                                          0x168900
/* [RW 16] The byte credit cost for each task. This value is for both ports */
#define QM_REG_BYTECRDCOST                                       0x168234
/* [RW 16] The initial byte credit value for both ports. */
#define QM_REG_BYTECRDINITVAL                                    0x168238
/* [RW 32] A bit per physical queue. If the bit is cleared then the physical
   queue uses port 0 else it uses port 1; queues 31-0 */
#define QM_REG_BYTECRDPORT_LSB                                   0x168228
/* [RW 32] A bit per physical queue. If the bit is cleared then the physical
   queue uses port 0 else it uses port 1; queues 95-64 */
#define QM_REG_BYTECRDPORT_LSB_EXT_A                             0x16e520
/* [RW 32] A bit per physical queue. If the bit is cleared then the physical
   queue uses port 0 else it uses port 1; queues 63-32 */
#define QM_REG_BYTECRDPORT_MSB                                   0x168224
/* [RW 32] A bit per physical queue. If the bit is cleared then the physical
   queue uses port 0 else it uses port 1; queues 127-96 */
#define QM_REG_BYTECRDPORT_MSB_EXT_A                             0x16e51c
/* [RW 16] The byte credit value that if above the QM is considered almost
   full */
#define QM_REG_BYTECREDITAFULLTHR                                0x168094
/* [RW 4] The initial credit for interface */
#define QM_REG_CMINITCRD_0                                       0x1680cc
#define QM_REG_CMINITCRD_1                                       0x1680d0
#define QM_REG_CMINITCRD_2                                       0x1680d4
#define QM_REG_CMINITCRD_3                                       0x1680d8
#define QM_REG_CMINITCRD_4                                       0x1680dc
#define QM_REG_CMINITCRD_5                                       0x1680e0
#define QM_REG_CMINITCRD_6                                       0x1680e4
#define QM_REG_CMINITCRD_7                                       0x1680e8
/* [RW 8] A mask bit per CM interface. If this bit is 0 then this interface
   is masked */
#define QM_REG_CMINTEN                                           0x1680ec
/* [RW 12] A bit vector which indicates which one of the queues are tied to
   interface 0 */
#define QM_REG_CMINTVOQMASK_0                                    0x1681f4
#define QM_REG_CMINTVOQMASK_1                                    0x1681f8
#define QM_REG_CMINTVOQMASK_2                                    0x1681fc
#define QM_REG_CMINTVOQMASK_3                                    0x168200
#define QM_REG_CMINTVOQMASK_4                                    0x168204
#define QM_REG_CMINTVOQMASK_5                                    0x168208
#define QM_REG_CMINTVOQMASK_6                                    0x16820c
#define QM_REG_CMINTVOQMASK_7                                    0x168210
/* [RW 20] The number of connections divided by 16 which dictates the size
   of each queue which belongs to even function number. */
#define QM_REG_CONNNUM_0                                         0x168020
/* [R 6] Keep the fill level of the fifo from write client 4 */
#define QM_REG_CQM_WRC_FIFOLVL                                   0x168018
/* [RW 8] The context regions sent in the CFC load request */
#define QM_REG_CTXREG_0                                          0x168030
#define QM_REG_CTXREG_1                                          0x168034
#define QM_REG_CTXREG_2                                          0x168038
#define QM_REG_CTXREG_3                                          0x16803c
/* [RW 12] The VOQ mask used to select the VOQs which needs to be full for
   bypass enable */
#define QM_REG_ENBYPVOQMASK                                      0x16823c
/* [RW 32] A bit mask per each physical queue. If a bit is set then the
   physical queue uses the byte credit; queues 31-0 */
#define QM_REG_ENBYTECRD_LSB                                     0x168220
/* [RW 32] A bit mask per each physical queue. If a bit is set then the
   physical queue uses the byte credit; queues 95-64 */
#define QM_REG_ENBYTECRD_LSB_EXT_A                               0x16e518
/* [RW 32] A bit mask per each physical queue. If a bit is set then the
   physical queue uses the byte credit; queues 63-32 */
#define QM_REG_ENBYTECRD_MSB                                     0x16821c
/* [RW 32] A bit mask per each physical queue. If a bit is set then the
   physical queue uses the byte credit; queues 127-96 */
#define QM_REG_ENBYTECRD_MSB_EXT_A                               0x16e514
/* [RW 4] If cleared then the secondary interface will not be served by the
   RR arbiter */
#define QM_REG_ENSEC                                             0x1680f0
/* [RW 32] NA */
#define QM_REG_FUNCNUMSEL_LSB                                    0x168230
/* [RW 32] NA */
#define QM_REG_FUNCNUMSEL_MSB                                    0x16822c
/* [RW 32] A mask register to mask the Almost empty signals which will not
   be use for the almost empty indication to the HW block; queues 31:0 */
#define QM_REG_HWAEMPTYMASK_LSB                                  0x168218
/* [RW 32] A mask register to mask the Almost empty signals which will not
   be use for the almost empty indication to the HW block; queues 95-64 */
#define QM_REG_HWAEMPTYMASK_LSB_EXT_A                            0x16e510
/* [RW 32] A mask register to mask the Almost empty signals which will not
   be use for the almost empty indication to the HW block; queues 63:32 */
#define QM_REG_HWAEMPTYMASK_MSB                                  0x168214
/* [RW 32] A mask register to mask the Almost empty signals which will not
   be use for the almost empty indication to the HW block; queues 127-96 */
#define QM_REG_HWAEMPTYMASK_MSB_EXT_A                            0x16e50c
/* [RW 4] The number of outstanding request to CFC */
#define QM_REG_OUTLDREQ                                          0x168804
/* [RC 1] A flag to indicate that overflow error occurred in one of the
   queues. */
#define QM_REG_OVFERROR                                          0x16805c
/* [RC 7] the Q were the qverflow occurs */
#define QM_REG_OVFQNUM                                           0x168058
/* [R 16] Pause state for physical queues 15-0 */
#define QM_REG_PAUSESTATE0                                       0x168410
/* [R 16] Pause state for physical queues 31-16 */
#define QM_REG_PAUSESTATE1                                       0x168414
/* [R 16] Pause state for physical queues 47-32 */
#define QM_REG_PAUSESTATE2                                       0x16e684
/* [R 16] Pause state for physical queues 63-48 */
#define QM_REG_PAUSESTATE3                                       0x16e688
/* [R 16] Pause state for physical queues 79-64 */
#define QM_REG_PAUSESTATE4                                       0x16e68c
/* [R 16] Pause state for physical queues 95-80 */
#define QM_REG_PAUSESTATE5                                       0x16e690
/* [R 16] Pause state for physical queues 111-96 */
#define QM_REG_PAUSESTATE6                                       0x16e694
/* [R 16] Pause state for physical queues 127-112 */
#define QM_REG_PAUSESTATE7                                       0x16e698
/* [RW 2] The PCI attributes field used in the PCI request. */
#define QM_REG_PCIREQAT                                          0x168054
/* [R 16] The byte credit of port 0 */
#define QM_REG_PORT0BYTECRD                                      0x168300
/* [R 16] The byte credit of port 1 */
#define QM_REG_PORT1BYTECRD                                      0x168304
/* [RW 3] pci function number of queues 15-0 */
#define QM_REG_PQ2PCIFUNC_0                                      0x16e6bc
#define QM_REG_PQ2PCIFUNC_1                                      0x16e6c0
#define QM_REG_PQ2PCIFUNC_2                                      0x16e6c4
#define QM_REG_PQ2PCIFUNC_3                                      0x16e6c8
#define QM_REG_PQ2PCIFUNC_4                                      0x16e6cc
#define QM_REG_PQ2PCIFUNC_5                                      0x16e6d0
#define QM_REG_PQ2PCIFUNC_6                                      0x16e6d4
#define QM_REG_PQ2PCIFUNC_7                                      0x16e6d8
/* [WB 54] Pointer Table Memory for queues 63-0; The mapping is as follow:
   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read
   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */
#define QM_REG_PTRTBL                                            0x168a00
/* [WB 54] Pointer Table Memory for queues 127-64; The mapping is as follow:
   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read
   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */
#define QM_REG_PTRTBL_EXT_A                                      0x16e200
/* [RW 2] Interrupt mask register #0 read/write */
#define QM_REG_QM_INT_MASK                                       0x168444
/* [R 2] Interrupt register #0 read */
#define QM_REG_QM_INT_STS                                        0x168438
/* [RW 12] Parity mask register #0 read/write */
#define QM_REG_QM_PRTY_MASK                                      0x168454
/* [R 12] Parity register #0 read */
#define QM_REG_QM_PRTY_STS                                       0x168448
/* [R 32] Current queues in pipeline: Queues from 32 to 63 */
#define QM_REG_QSTATUS_HIGH                                      0x16802c
/* [R 32] Current queues in pipeline: Queues from 96 to 127 */
#define QM_REG_QSTATUS_HIGH_EXT_A                                0x16e408
/* [R 32] Current queues in pipeline: Queues from 0 to 31 */
#define QM_REG_QSTATUS_LOW                                       0x168028
/* [R 32] Current queues in pipeline: Queues from 64 to 95 */
#define QM_REG_QSTATUS_LOW_EXT_A                                 0x16e404
/* [R 24] The number of tasks queued for each queue; queues 63-0 */
#define QM_REG_QTASKCTR_0                                        0x168308
/* [R 24] The number of tasks queued for each queue; queues 127-64 */
#define QM_REG_QTASKCTR_EXT_A_0                                  0x16e584
/* [RW 4] Queue tied to VOQ */
#define QM_REG_QVOQIDX_0                                         0x1680f4
#define QM_REG_QVOQIDX_10                                        0x16811c
#define QM_REG_QVOQIDX_100                                       0x16e49c
#define QM_REG_QVOQIDX_101                                       0x16e4a0
#define QM_REG_QVOQIDX_102                                       0x16e4a4
#define QM_REG_QVOQIDX_103                                       0x16e4a8
#define QM_REG_QVOQIDX_104                                       0x16e4ac
#define QM_REG_QVOQIDX_105                                       0x16e4b0
#define QM_REG_QVOQIDX_106                                       0x16e4b4
#define QM_REG_QVOQIDX_107                                       0x16e4b8
#define QM_REG_QVOQIDX_108                                       0x16e4bc
#define QM_REG_QVOQIDX_109                                       0x16e4c0
#define QM_REG_QVOQIDX_100                                       0x16e49c
#define QM_REG_QVOQIDX_101                                       0x16e4a0
#define QM_REG_QVOQIDX_102                                       0x16e4a4
#define QM_REG_QVOQIDX_103                                       0x16e4a8
#define QM_REG_QVOQIDX_104                                       0x16e4ac
#define QM_REG_QVOQIDX_105                                       0x16e4b0
#define QM_REG_QVOQIDX_106                                       0x16e4b4
#define QM_REG_QVOQIDX_107                                       0x16e4b8
#define QM_REG_QVOQIDX_108                                       0x16e4bc
#define QM_REG_QVOQIDX_109                                       0x16e4c0
#define QM_REG_QVOQIDX_11                                        0x168120
#define QM_REG_QVOQIDX_110                                       0x16e4c4
#define QM_REG_QVOQIDX_111                                       0x16e4c8
#define QM_REG_QVOQIDX_112                                       0x16e4cc
#define QM_REG_QVOQIDX_113                                       0x16e4d0
#define QM_REG_QVOQIDX_114                                       0x16e4d4
#define QM_REG_QVOQIDX_115                                       0x16e4d8
#define QM_REG_QVOQIDX_116                                       0x16e4dc
#define QM_REG_QVOQIDX_117                                       0x16e4e0
#define QM_REG_QVOQIDX_118                                       0x16e4e4
#define QM_REG_QVOQIDX_119                                       0x16e4e8
#define QM_REG_QVOQIDX_110                                       0x16e4c4
#define QM_REG_QVOQIDX_111                                       0x16e4c8
#define QM_REG_QVOQIDX_112                                       0x16e4cc
#define QM_REG_QVOQIDX_113                                       0x16e4d0
#define QM_REG_QVOQIDX_114                                       0x16e4d4
#define QM_REG_QVOQIDX_115                                       0x16e4d8
#define QM_REG_QVOQIDX_116                                       0x16e4dc
#define QM_REG_QVOQIDX_117                                       0x16e4e0
#define QM_REG_QVOQIDX_118                                       0x16e4e4
#define QM_REG_QVOQIDX_119                                       0x16e4e8
#define QM_REG_QVOQIDX_12                                        0x168124
#define QM_REG_QVOQIDX_120                                       0x16e4ec
#define QM_REG_QVOQIDX_121                                       0x16e4f0
#define QM_REG_QVOQIDX_122                                       0x16e4f4
#define QM_REG_QVOQIDX_123                                       0x16e4f8
#define QM_REG_QVOQIDX_124                                       0x16e4fc
#define QM_REG_QVOQIDX_125                                       0x16e500
#define QM_REG_QVOQIDX_126                                       0x16e504
#define QM_REG_QVOQIDX_127                                       0x16e508
#define QM_REG_QVOQIDX_120                                       0x16e4ec
#define QM_REG_QVOQIDX_121                                       0x16e4f0
#define QM_REG_QVOQIDX_122                                       0x16e4f4
#define QM_REG_QVOQIDX_123                                       0x16e4f8
#define QM_REG_QVOQIDX_124                                       0x16e4fc
#define QM_REG_QVOQIDX_125                                       0x16e500
#define QM_REG_QVOQIDX_126                                       0x16e504
#define QM_REG_QVOQIDX_127                                       0x16e508
#define QM_REG_QVOQIDX_13                                        0x168128
#define QM_REG_QVOQIDX_14                                        0x16812c
#define QM_REG_QVOQIDX_15                                        0x168130
#define QM_REG_QVOQIDX_16                                        0x168134
#define QM_REG_QVOQIDX_17                                        0x168138
#define QM_REG_QVOQIDX_21                                        0x168148
#define QM_REG_QVOQIDX_22                                        0x16814c
#define QM_REG_QVOQIDX_23                                        0x168150
#define QM_REG_QVOQIDX_24                                        0x168154
#define QM_REG_QVOQIDX_25                                        0x168158
#define QM_REG_QVOQIDX_26                                        0x16815c
#define QM_REG_QVOQIDX_27                                        0x168160
#define QM_REG_QVOQIDX_28                                        0x168164
#define QM_REG_QVOQIDX_29                                        0x168168
#define QM_REG_QVOQIDX_30                                        0x16816c
#define QM_REG_QVOQIDX_31                                        0x168170
#define QM_REG_QVOQIDX_32                                        0x168174
#define QM_REG_QVOQIDX_33                                        0x168178
#define QM_REG_QVOQIDX_34                                        0x16817c
#define QM_REG_QVOQIDX_35                                        0x168180
#define QM_REG_QVOQIDX_36                                        0x168184
#define QM_REG_QVOQIDX_37                                        0x168188
#define QM_REG_QVOQIDX_38                                        0x16818c
#define QM_REG_QVOQIDX_39                                        0x168190
#define QM_REG_QVOQIDX_40                                        0x168194
#define QM_REG_QVOQIDX_41                                        0x168198
#define QM_REG_QVOQIDX_42                                        0x16819c
#define QM_REG_QVOQIDX_43                                        0x1681a0
#define QM_REG_QVOQIDX_44                                        0x1681a4
#define QM_REG_QVOQIDX_45                                        0x1681a8
#define QM_REG_QVOQIDX_46                                        0x1681ac
#define QM_REG_QVOQIDX_47                                        0x1681b0
#define QM_REG_QVOQIDX_48                                        0x1681b4
#define QM_REG_QVOQIDX_49                                        0x1681b8
#define QM_REG_QVOQIDX_5                                         0x168108
#define QM_REG_QVOQIDX_50                                        0x1681bc
#define QM_REG_QVOQIDX_51                                        0x1681c0
#define QM_REG_QVOQIDX_52                                        0x1681c4
#define QM_REG_QVOQIDX_53                                        0x1681c8
#define QM_REG_QVOQIDX_54                                        0x1681cc
#define QM_REG_QVOQIDX_55                                        0x1681d0
#define QM_REG_QVOQIDX_56                                        0x1681d4
#define QM_REG_QVOQIDX_57                                        0x1681d8
#define QM_REG_QVOQIDX_58                                        0x1681dc
#define QM_REG_QVOQIDX_59                                        0x1681e0
#define QM_REG_QVOQIDX_50                                        0x1681bc
#define QM_REG_QVOQIDX_51                                        0x1681c0
#define QM_REG_QVOQIDX_52                                        0x1681c4
#define QM_REG_QVOQIDX_53                                        0x1681c8
#define QM_REG_QVOQIDX_54                                        0x1681cc
#define QM_REG_QVOQIDX_55                                        0x1681d0
#define QM_REG_QVOQIDX_56                                        0x1681d4
#define QM_REG_QVOQIDX_57                                        0x1681d8
#define QM_REG_QVOQIDX_58                                        0x1681dc
#define QM_REG_QVOQIDX_59                                        0x1681e0
#define QM_REG_QVOQIDX_6                                         0x16810c
#define QM_REG_QVOQIDX_60                                        0x1681e4
#define QM_REG_QVOQIDX_61                                        0x1681e8
#define QM_REG_QVOQIDX_62                                        0x1681ec
#define QM_REG_QVOQIDX_63                                        0x1681f0
#define QM_REG_QVOQIDX_64                                        0x16e40c
#define QM_REG_QVOQIDX_65                                        0x16e410
#define QM_REG_QVOQIDX_66                                        0x16e414
#define QM_REG_QVOQIDX_67                                        0x16e418
#define QM_REG_QVOQIDX_68                                        0x16e41c
#define QM_REG_QVOQIDX_69                                        0x16e420
#define QM_REG_QVOQIDX_60                                        0x1681e4
#define QM_REG_QVOQIDX_61                                        0x1681e8
#define QM_REG_QVOQIDX_62                                        0x1681ec
#define QM_REG_QVOQIDX_63                                        0x1681f0
#define QM_REG_QVOQIDX_64                                        0x16e40c
#define QM_REG_QVOQIDX_65                                        0x16e410
#define QM_REG_QVOQIDX_69                                        0x16e420
#define QM_REG_QVOQIDX_7                                         0x168110
#define QM_REG_QVOQIDX_70                                        0x16e424
#define QM_REG_QVOQIDX_71                                        0x16e428
#define QM_REG_QVOQIDX_72                                        0x16e42c
#define QM_REG_QVOQIDX_73                                        0x16e430
#define QM_REG_QVOQIDX_74                                        0x16e434
#define QM_REG_QVOQIDX_75                                        0x16e438
#define QM_REG_QVOQIDX_76                                        0x16e43c
#define QM_REG_QVOQIDX_77                                        0x16e440
#define QM_REG_QVOQIDX_78                                        0x16e444
#define QM_REG_QVOQIDX_79                                        0x16e448
#define QM_REG_QVOQIDX_70                                        0x16e424
#define QM_REG_QVOQIDX_71                                        0x16e428
#define QM_REG_QVOQIDX_72                                        0x16e42c
#define QM_REG_QVOQIDX_73                                        0x16e430
#define QM_REG_QVOQIDX_74                                        0x16e434
#define QM_REG_QVOQIDX_75                                        0x16e438
#define QM_REG_QVOQIDX_76                                        0x16e43c
#define QM_REG_QVOQIDX_77                                        0x16e440
#define QM_REG_QVOQIDX_78                                        0x16e444
#define QM_REG_QVOQIDX_79                                        0x16e448
#define QM_REG_QVOQIDX_8                                         0x168114
#define QM_REG_QVOQIDX_80                                        0x16e44c
#define QM_REG_QVOQIDX_81                                        0x16e450
#define QM_REG_QVOQIDX_82                                        0x16e454
#define QM_REG_QVOQIDX_83                                        0x16e458
#define QM_REG_QVOQIDX_84                                        0x16e45c
#define QM_REG_QVOQIDX_85                                        0x16e460
#define QM_REG_QVOQIDX_86                                        0x16e464
#define QM_REG_QVOQIDX_87                                        0x16e468
#define QM_REG_QVOQIDX_88                                        0x16e46c
#define QM_REG_QVOQIDX_89                                        0x16e470
#define QM_REG_QVOQIDX_80                                        0x16e44c
#define QM_REG_QVOQIDX_81                                        0x16e450
#define QM_REG_QVOQIDX_85                                        0x16e460
#define QM_REG_QVOQIDX_86                                        0x16e464
#define QM_REG_QVOQIDX_87                                        0x16e468
#define QM_REG_QVOQIDX_88                                        0x16e46c
#define QM_REG_QVOQIDX_89                                        0x16e470
#define QM_REG_QVOQIDX_9                                         0x168118
#define QM_REG_QVOQIDX_90                                        0x16e474
#define QM_REG_QVOQIDX_91                                        0x16e478
#define QM_REG_QVOQIDX_92                                        0x16e47c
#define QM_REG_QVOQIDX_93                                        0x16e480
#define QM_REG_QVOQIDX_94                                        0x16e484
#define QM_REG_QVOQIDX_95                                        0x16e488
#define QM_REG_QVOQIDX_96                                        0x16e48c
#define QM_REG_QVOQIDX_97                                        0x16e490
#define QM_REG_QVOQIDX_98                                        0x16e494
#define QM_REG_QVOQIDX_99                                        0x16e498
#define QM_REG_QVOQIDX_90                                        0x16e474
#define QM_REG_QVOQIDX_91                                        0x16e478
#define QM_REG_QVOQIDX_92                                        0x16e47c
#define QM_REG_QVOQIDX_93                                        0x16e480
#define QM_REG_QVOQIDX_94                                        0x16e484
#define QM_REG_QVOQIDX_95                                        0x16e488
#define QM_REG_QVOQIDX_96                                        0x16e48c
#define QM_REG_QVOQIDX_97                                        0x16e490
#define QM_REG_QVOQIDX_98                                        0x16e494
#define QM_REG_QVOQIDX_99                                        0x16e498
/* [RW 1] Initialization bit command */
#define QM_REG_SOFT_RESET                                        0x168428
/* [RW 8] The credit cost per every task in the QM. A value per each VOQ */
#define QM_REG_TASKCRDCOST_0                                     0x16809c
#define QM_REG_TASKCRDCOST_1                                     0x1680a0
#define QM_REG_TASKCRDCOST_10                                    0x1680c4
#define QM_REG_TASKCRDCOST_11                                    0x1680c8
#define QM_REG_TASKCRDCOST_2                                     0x1680a4
#define QM_REG_TASKCRDCOST_4                                     0x1680ac
#define QM_REG_TASKCRDCOST_5                                     0x1680b0
/* [R 6] Keep the fill level of the fifo from write client 3 */
#define QM_REG_TQM_WRC_FIFOLVL                                   0x168010
/* [R 6] Keep the fill level of the fifo from write client 2 */
#define QM_REG_UQM_WRC_FIFOLVL                                   0x168008
/* [RC 32] Credit update error register */
#define QM_REG_VOQCRDERRREG                                      0x168408
/* [R 16] The credit value for each VOQ */
#define QM_REG_VOQCREDIT_0                                       0x1682d0
#define QM_REG_VOQCREDIT_1                                       0x1682d4
#define QM_REG_VOQCREDIT_10                                      0x1682f8
#define QM_REG_VOQCREDIT_11                                      0x1682fc
#define QM_REG_VOQCREDIT_4                                       0x1682e0
/* [RW 16] The credit value that if above the QM is considered almost full */
#define QM_REG_VOQCREDITAFULLTHR                                 0x168090
/* [RW 16] The init and maximum credit for each VoQ */
#define QM_REG_VOQINITCREDIT_0                                   0x168060
#define QM_REG_VOQINITCREDIT_1                                   0x168064
#define QM_REG_VOQINITCREDIT_10                                  0x168088
#define QM_REG_VOQINITCREDIT_11                                  0x16808c
#define QM_REG_VOQINITCREDIT_2                                   0x168068
#define QM_REG_VOQINITCREDIT_4                                   0x168070
#define QM_REG_VOQINITCREDIT_5                                   0x168074
/* [RW 1] The port of which VOQ belongs */
#define QM_REG_VOQPORT_0                                         0x1682a0
#define QM_REG_VOQPORT_1                                         0x1682a4
#define QM_REG_VOQPORT_10                                        0x1682c8
#define QM_REG_VOQPORT_11                                        0x1682cc
#define QM_REG_VOQPORT_2                                         0x1682a8
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_0_LSB                                    0x168240
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_0_LSB_EXT_A                              0x16e524
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_0_MSB                                    0x168244
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_0_MSB_EXT_A                              0x16e528
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_10_LSB                                   0x168290
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_10_LSB_EXT_A                             0x16e574
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_10_MSB                                   0x168294
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_10_MSB_EXT_A                             0x16e578
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_11_LSB                                   0x168298
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_11_LSB_EXT_A                             0x16e57c
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_11_MSB                                   0x16829c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_11_MSB_EXT_A                             0x16e580
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_1_LSB                                    0x168248
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_1_LSB_EXT_A                              0x16e52c
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_1_MSB                                    0x16824c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_1_MSB_EXT_A                              0x16e530
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_2_LSB                                    0x168250
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_2_LSB_EXT_A                              0x16e534
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_2_MSB                                    0x168254
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_2_MSB_EXT_A                              0x16e538
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_3_LSB                                    0x168258
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_3_LSB_EXT_A                              0x16e53c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_3_MSB_EXT_A                              0x16e540
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_4_LSB                                    0x168260
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_4_LSB_EXT_A                              0x16e544
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_4_MSB                                    0x168264
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_4_MSB_EXT_A                              0x16e548
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_5_LSB                                    0x168268
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_5_LSB_EXT_A                              0x16e54c
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_5_MSB                                    0x16826c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_5_MSB_EXT_A                              0x16e550
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_6_LSB                                    0x168270
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_6_LSB_EXT_A                              0x16e554
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_6_MSB                                    0x168274
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_6_MSB_EXT_A                              0x16e558
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_7_LSB                                    0x168278
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_7_LSB_EXT_A                              0x16e55c
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_7_MSB                                    0x16827c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_7_MSB_EXT_A                              0x16e560
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_8_LSB                                    0x168280
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_8_LSB_EXT_A                              0x16e564
/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */
#define QM_REG_VOQQMASK_8_MSB                                    0x168284
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_8_MSB_EXT_A                              0x16e568
/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */
#define QM_REG_VOQQMASK_9_LSB                                    0x168288
/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */
#define QM_REG_VOQQMASK_9_LSB_EXT_A                              0x16e56c
/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */
#define QM_REG_VOQQMASK_9_MSB_EXT_A                              0x16e570
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_0                                      0x16880c
#define QM_REG_WRRWEIGHTS_1                                      0x168810
#define QM_REG_WRRWEIGHTS_10                                     0x168814
#define QM_REG_WRRWEIGHTS_10_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_11                                     0x168818
#define QM_REG_WRRWEIGHTS_11_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_12                                     0x16881c
#define QM_REG_WRRWEIGHTS_12_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_13                                     0x168820
#define QM_REG_WRRWEIGHTS_13_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_14                                     0x168824
#define QM_REG_WRRWEIGHTS_14_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_15                                     0x168828
#define QM_REG_WRRWEIGHTS_15_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_16                                     0x16e000
#define QM_REG_WRRWEIGHTS_16_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_17                                     0x16e004
#define QM_REG_WRRWEIGHTS_17_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_18                                     0x16e008
#define QM_REG_WRRWEIGHTS_18_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_19                                     0x16e00c
#define QM_REG_WRRWEIGHTS_19_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_10                                     0x168814
#define QM_REG_WRRWEIGHTS_11                                     0x168818
#define QM_REG_WRRWEIGHTS_12                                     0x16881c
#define QM_REG_WRRWEIGHTS_13                                     0x168820
#define QM_REG_WRRWEIGHTS_14                                     0x168824
#define QM_REG_WRRWEIGHTS_15                                     0x168828
#define QM_REG_WRRWEIGHTS_16                                     0x16e000
#define QM_REG_WRRWEIGHTS_17                                     0x16e004
#define QM_REG_WRRWEIGHTS_18                                     0x16e008
#define QM_REG_WRRWEIGHTS_19                                     0x16e00c
#define QM_REG_WRRWEIGHTS_2                                      0x16882c
#define QM_REG_WRRWEIGHTS_20                                     0x16e010
#define QM_REG_WRRWEIGHTS_20_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_21                                     0x16e014
#define QM_REG_WRRWEIGHTS_21_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_22                                     0x16e018
#define QM_REG_WRRWEIGHTS_22_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_23                                     0x16e01c
#define QM_REG_WRRWEIGHTS_23_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_24                                     0x16e020
#define QM_REG_WRRWEIGHTS_24_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_25                                     0x16e024
#define QM_REG_WRRWEIGHTS_25_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_26                                     0x16e028
#define QM_REG_WRRWEIGHTS_26_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_27                                     0x16e02c
#define QM_REG_WRRWEIGHTS_27_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_28                                     0x16e030
#define QM_REG_WRRWEIGHTS_28_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_29                                     0x16e034
#define QM_REG_WRRWEIGHTS_29_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_20                                     0x16e010
#define QM_REG_WRRWEIGHTS_21                                     0x16e014
#define QM_REG_WRRWEIGHTS_22                                     0x16e018
#define QM_REG_WRRWEIGHTS_23                                     0x16e01c
#define QM_REG_WRRWEIGHTS_24                                     0x16e020
#define QM_REG_WRRWEIGHTS_25                                     0x16e024
#define QM_REG_WRRWEIGHTS_26                                     0x16e028
#define QM_REG_WRRWEIGHTS_27                                     0x16e02c
#define QM_REG_WRRWEIGHTS_28                                     0x16e030
#define QM_REG_WRRWEIGHTS_29                                     0x16e034
#define QM_REG_WRRWEIGHTS_3                                      0x168830
#define QM_REG_WRRWEIGHTS_30                                     0x16e038
#define QM_REG_WRRWEIGHTS_30_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_31                                     0x16e03c
#define QM_REG_WRRWEIGHTS_31_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_30                                     0x16e038
#define QM_REG_WRRWEIGHTS_31                                     0x16e03c
#define QM_REG_WRRWEIGHTS_4                                      0x168834
#define QM_REG_WRRWEIGHTS_5                                      0x168838
#define QM_REG_WRRWEIGHTS_6                                      0x16883c
#define QM_REG_WRRWEIGHTS_7                                      0x168840
#define QM_REG_WRRWEIGHTS_8                                      0x168844
#define QM_REG_WRRWEIGHTS_9                                      0x168848
/* [R 6] Keep the fill level of the fifo from write client 1 */
#define QM_REG_XQM_WRC_FIFOLVL                                   0x168000
#define BRB1_BRB1_INT_STS_REG_ADDRESS_ERROR                      (0x1<<0)
#define BRB1_BRB1_INT_STS_REG_ADDRESS_ERROR_SIZE                 0
#define BRB1_BRB1_INT_STS_CLR_REG_ADDRESS_ERROR                  (0x1<<0)
#define BRB1_BRB1_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE             0
#define BRB1_BRB1_INT_STS_WR_REG_ADDRESS_ERROR                   (0x1<<0)
#define BRB1_BRB1_INT_STS_WR_REG_ADDRESS_ERROR_SIZE              0
#define BRB1_BRB1_INT_MASK_REG_ADDRESS_ERROR                     (0x1<<0)
#define BRB1_BRB1_INT_MASK_REG_ADDRESS_ERROR_SIZE                0
#define CCM_CCM_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define CCM_CCM_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define CCM_CCM_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define CCM_CCM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define CCM_CCM_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define CCM_CCM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define CCM_CCM_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define CCM_CCM_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define CDU_CDU_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define CDU_CDU_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define CDU_CDU_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define CDU_CDU_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define CDU_CDU_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define CDU_CDU_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define CDU_CDU_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define CDU_CDU_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define CFC_CFC_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define CFC_CFC_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define CFC_CFC_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define CFC_CFC_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define CFC_CFC_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define CFC_CFC_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define CFC_CFC_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define CFC_CFC_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define CSDM_CSDM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define CSDM_CSDM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define CSDM_CSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define CSDM_CSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define CSDM_CSDM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define CSDM_CSDM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define CSDM_CSDM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define CSDM_CSDM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define CSEM_CSEM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define CSEM_CSEM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define CSEM_CSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define CSEM_CSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define CSEM_CSEM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define CSEM_CSEM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define CSEM_CSEM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define CSEM_CSEM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define DBG_DBG_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define DBG_DBG_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define DBG_DBG_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define DBG_DBG_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define DBG_DBG_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define DBG_DBG_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define DBG_DBG_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define DBG_DBG_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define DMAE_DMAE_INT_STS_REG_ADDRESS_ERROR                      (0x1<<0)
#define DMAE_DMAE_INT_STS_REG_ADDRESS_ERROR_SIZE                 0
#define DMAE_DMAE_INT_STS_CLR_REG_ADDRESS_ERROR                  (0x1<<0)
#define DMAE_DMAE_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE             0
#define DMAE_DMAE_INT_STS_WR_REG_ADDRESS_ERROR                   (0x1<<0)
#define DMAE_DMAE_INT_STS_WR_REG_ADDRESS_ERROR_SIZE              0
#define DMAE_DMAE_INT_MASK_REG_ADDRESS_ERROR                     (0x1<<0)
#define DMAE_DMAE_INT_MASK_REG_ADDRESS_ERROR_SIZE                0
#define DORQ_DORQ_INT_STS_REG_ADDRESS_ERROR                      (0x1<<0)
#define DORQ_DORQ_INT_STS_REG_ADDRESS_ERROR_SIZE                 0
#define DORQ_DORQ_INT_STS_CLR_REG_ADDRESS_ERROR                  (0x1<<0)
#define DORQ_DORQ_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE             0
#define DORQ_DORQ_INT_STS_WR_REG_ADDRESS_ERROR                   (0x1<<0)
#define DORQ_DORQ_INT_STS_WR_REG_ADDRESS_ERROR_SIZE              0
#define DORQ_DORQ_INT_MASK_REG_ADDRESS_ERROR                     (0x1<<0)
#define DORQ_DORQ_INT_MASK_REG_ADDRESS_ERROR_SIZE                0
#define HC_HC_INT_STS_REG_ADDRESS_ERROR                          (0x1<<0)
#define HC_HC_INT_STS_REG_ADDRESS_ERROR_SIZE                     0
#define HC_HC_INT_STS_CLR_REG_ADDRESS_ERROR                      (0x1<<0)
#define HC_HC_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE                 0
#define HC_HC_INT_STS_WR_REG_ADDRESS_ERROR                       (0x1<<0)
#define HC_HC_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                  0
#define HC_HC_INT_MASK_REG_ADDRESS_ERROR                         (0x1<<0)
#define HC_HC_INT_MASK_REG_ADDRESS_ERROR_SIZE                    0
#define MISC_MISC_INT_STS_REG_ADDRESS_ERROR                      (0x1<<0)
#define MISC_MISC_INT_STS_REG_ADDRESS_ERROR_SIZE                 0
#define MISC_MISC_INT_STS_CLR_REG_ADDRESS_ERROR                  (0x1<<0)
#define MISC_MISC_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE             0
#define MISC_MISC_INT_STS_WR_REG_ADDRESS_ERROR                   (0x1<<0)
#define MISC_MISC_INT_STS_WR_REG_ADDRESS_ERROR_SIZE              0
#define MISC_MISC_INT_MASK_REG_ADDRESS_ERROR                     (0x1<<0)
#define MISC_MISC_INT_MASK_REG_ADDRESS_ERROR_SIZE                0
#define NIG_NIG_INT_STS_0_REG_ADDRESS_ERROR                      (0x1<<0)
#define NIG_NIG_INT_STS_0_REG_ADDRESS_ERROR_SIZE                 0
#define NIG_NIG_INT_STS_CLR_0_REG_ADDRESS_ERROR                  (0x1<<0)
#define NIG_NIG_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE             0
#define NIG_NIG_INT_STS_WR_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define NIG_NIG_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE              0
#define NIG_NIG_INT_MASK_0_REG_ADDRESS_ERROR                     (0x1<<0)
#define NIG_NIG_INT_MASK_0_REG_ADDRESS_ERROR_SIZE                0
#define PBF_PBF_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define PBF_PBF_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define PBF_PBF_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define PBF_PBF_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define PBF_PBF_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define PBF_PBF_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define PBF_PBF_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define PBF_PBF_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define PB_PB_INT_STS_REG_ADDRESS_ERROR                          (0x1<<0)
#define PB_PB_INT_STS_REG_ADDRESS_ERROR_SIZE                     0
#define PB_PB_INT_STS_CLR_REG_ADDRESS_ERROR                      (0x1<<0)
#define PB_PB_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE                 0
#define PB_PB_INT_STS_WR_REG_ADDRESS_ERROR                       (0x1<<0)
#define PB_PB_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                  0
#define PB_PB_INT_MASK_REG_ADDRESS_ERROR                         (0x1<<0)
#define PB_PB_INT_MASK_REG_ADDRESS_ERROR_SIZE                    0
#define PRS_PRS_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define PRS_PRS_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define PRS_PRS_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define PRS_PRS_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define PRS_PRS_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define PRS_PRS_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define PRS_PRS_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define PRS_PRS_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define PXP2_PXP2_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define PXP2_PXP2_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define PXP2_PXP2_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define PXP2_PXP2_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define PXP2_PXP2_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define PXP2_PXP2_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define PXP2_PXP2_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define PXP2_PXP2_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define PXP_PXP_INT_STS_0_REG_ADDRESS_ERROR                      (0x1<<0)
#define PXP_PXP_INT_STS_0_REG_ADDRESS_ERROR_SIZE                 0
#define PXP_PXP_INT_STS_CLR_0_REG_ADDRESS_ERROR                  (0x1<<0)
#define PXP_PXP_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE             0
#define PXP_PXP_INT_STS_WR_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define PXP_PXP_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE              0
#define PXP_PXP_INT_MASK_0_REG_ADDRESS_ERROR                     (0x1<<0)
#define PXP_PXP_INT_MASK_0_REG_ADDRESS_ERROR_SIZE                0
#define QM_QM_INT_STS_REG_ADDRESS_ERROR                          (0x1<<0)
#define QM_QM_INT_STS_REG_ADDRESS_ERROR_SIZE                     0
#define QM_QM_INT_STS_CLR_REG_ADDRESS_ERROR                      (0x1<<0)
#define QM_QM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE                 0
#define QM_QM_INT_STS_WR_REG_ADDRESS_ERROR                       (0x1<<0)
#define QM_QM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                  0
#define QM_QM_INT_MASK_REG_ADDRESS_ERROR                         (0x1<<0)
#define QM_QM_INT_MASK_REG_ADDRESS_ERROR_SIZE                    0
#define SEM_FAST_SEM_FAST_INT_STS_REG_ADDRESS_ERROR              (0x1<<0)
#define SEM_FAST_SEM_FAST_INT_STS_REG_ADDRESS_ERROR_SIZE         0
#define SEM_FAST_SEM_FAST_INT_STS_CLR_REG_ADDRESS_ERROR          (0x1<<0)
#define SEM_FAST_SEM_FAST_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE     0
#define SEM_FAST_SEM_FAST_INT_STS_WR_REG_ADDRESS_ERROR           (0x1<<0)
#define SEM_FAST_SEM_FAST_INT_STS_WR_REG_ADDRESS_ERROR_SIZE      0
#define SEM_FAST_SEM_FAST_INT_MASK_REG_ADDRESS_ERROR             (0x1<<0)
#define SEM_FAST_SEM_FAST_INT_MASK_REG_ADDRESS_ERROR_SIZE        0
#define SRC_SRC_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define SRC_SRC_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define SRC_SRC_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define SRC_SRC_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define SRC_SRC_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define SRC_SRC_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define SRC_SRC_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define SRC_SRC_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define TCM_TCM_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define TCM_TCM_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define TCM_TCM_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define TCM_TCM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define TCM_TCM_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define TCM_TCM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define TCM_TCM_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define TCM_TCM_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define TM_TM_INT_STS_REG_ADDRESS_ERROR                          (0x1<<0)
#define TM_TM_INT_STS_REG_ADDRESS_ERROR_SIZE                     0
#define TM_TM_INT_STS_CLR_REG_ADDRESS_ERROR                      (0x1<<0)
#define TM_TM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE                 0
#define TM_TM_INT_STS_WR_REG_ADDRESS_ERROR                       (0x1<<0)
#define TM_TM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                  0
#define TM_TM_INT_MASK_REG_ADDRESS_ERROR                         (0x1<<0)
#define TM_TM_INT_MASK_REG_ADDRESS_ERROR_SIZE                    0
#define TSDM_TSDM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define TSDM_TSDM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define TSDM_TSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define TSDM_TSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define TSDM_TSDM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define TSDM_TSDM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define TSDM_TSDM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define TSDM_TSDM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define TSEM_TSEM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define TSEM_TSEM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define TSEM_TSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define TSEM_TSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define TSEM_TSEM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define TSEM_TSEM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define TSEM_TSEM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define TSEM_TSEM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define UCM_UCM_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define UCM_UCM_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define UCM_UCM_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define UCM_UCM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define UCM_UCM_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define UCM_UCM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define UCM_UCM_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define UCM_UCM_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define USDM_USDM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define USDM_USDM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define USDM_USDM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define USDM_USDM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define USDM_USDM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define USDM_USDM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define USDM_USDM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define USDM_USDM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define USEM_USEM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define USEM_USEM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define USEM_USEM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define USEM_USEM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define USEM_USEM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define USEM_USEM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define USEM_USEM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define USEM_USEM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define XCM_XCM_INT_STS_REG_ADDRESS_ERROR                        (0x1<<0)
#define XCM_XCM_INT_STS_REG_ADDRESS_ERROR_SIZE                   0
#define XCM_XCM_INT_STS_CLR_REG_ADDRESS_ERROR                    (0x1<<0)
#define XCM_XCM_INT_STS_CLR_REG_ADDRESS_ERROR_SIZE               0
#define XCM_XCM_INT_STS_WR_REG_ADDRESS_ERROR                     (0x1<<0)
#define XCM_XCM_INT_STS_WR_REG_ADDRESS_ERROR_SIZE                0
#define XCM_XCM_INT_MASK_REG_ADDRESS_ERROR                       (0x1<<0)
#define XCM_XCM_INT_MASK_REG_ADDRESS_ERROR_SIZE                  0
#define XSDM_XSDM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define XSDM_XSDM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define XSDM_XSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define XSDM_XSDM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define XSDM_XSDM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define XSDM_XSDM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define XSDM_XSDM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define XSDM_XSDM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define XSEM_XSEM_INT_STS_0_REG_ADDRESS_ERROR                    (0x1<<0)
#define XSEM_XSEM_INT_STS_0_REG_ADDRESS_ERROR_SIZE               0
#define XSEM_XSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR                (0x1<<0)
#define XSEM_XSEM_INT_STS_CLR_0_REG_ADDRESS_ERROR_SIZE           0
#define XSEM_XSEM_INT_STS_WR_0_REG_ADDRESS_ERROR                 (0x1<<0)
#define XSEM_XSEM_INT_STS_WR_0_REG_ADDRESS_ERROR_SIZE            0
#define XSEM_XSEM_INT_MASK_0_REG_ADDRESS_ERROR                   (0x1<<0)
#define XSEM_XSEM_INT_MASK_0_REG_ADDRESS_ERROR_SIZE              0
#define CFC_DEBUG1_REG_WRITE_AC                                  (0x1<<4)
#define CFC_DEBUG1_REG_WRITE_AC_SIZE                             4
/* [R 1] debug only: This bit indicates whether indicates that external
   buffer was wrapped (oldest data was thrown); Relevant only when
   ~dbg_registers_debug_target=2 (PCI) & ~dbg_registers_full_mode=1 (wrap); */
#define DBG_REG_WRAP_ON_EXT_BUFFER                               0xc124
#define DBG_REG_WRAP_ON_EXT_BUFFER_SIZE                          1
/* [R 1] debug only: This bit indicates whether the internal buffer was
   wrapped (oldest data was thrown) Relevant only when
   ~dbg_registers_debug_target=0 (internal buffer) */
#define DBG_REG_WRAP_ON_INT_BUFFER                               0xc128
#define DBG_REG_WRAP_ON_INT_BUFFER_SIZE                          1
#define QM_QM_PRTY_STS_REG_WRBUFF                                (0x1<<8)
#define QM_QM_PRTY_STS_REG_WRBUFF_SIZE                           8
#define QM_QM_PRTY_STS_CLR_REG_WRBUFF                            (0x1<<8)
#define QM_QM_PRTY_STS_CLR_REG_WRBUFF_SIZE                       8
#define QM_QM_PRTY_STS_WR_REG_WRBUFF                             (0x1<<8)
#define QM_QM_PRTY_STS_WR_REG_WRBUFF_SIZE                        8
#define QM_QM_PRTY_MASK_REG_WRBUFF                               (0x1<<8)
#define QM_QM_PRTY_MASK_REG_WRBUFF_SIZE                          8
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_0                                      0x16880c
#define QM_REG_WRRWEIGHTS_0_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_1                                      0x168810
#define QM_REG_WRRWEIGHTS_1_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_10                                     0x168814
#define QM_REG_WRRWEIGHTS_10_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_11                                     0x168818
#define QM_REG_WRRWEIGHTS_11_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_12                                     0x16881c
#define QM_REG_WRRWEIGHTS_12_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_13                                     0x168820
#define QM_REG_WRRWEIGHTS_13_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_14                                     0x168824
#define QM_REG_WRRWEIGHTS_14_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_15                                     0x168828
#define QM_REG_WRRWEIGHTS_15_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_2                                      0x16882c
#define QM_REG_WRRWEIGHTS_2_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_3                                      0x168830
#define QM_REG_WRRWEIGHTS_3_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_4                                      0x168834
#define QM_REG_WRRWEIGHTS_4_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_5                                      0x168838
#define QM_REG_WRRWEIGHTS_5_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_6                                      0x16883c
#define QM_REG_WRRWEIGHTS_6_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_7                                      0x168840
#define QM_REG_WRRWEIGHTS_7_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_8                                      0x168844
#define QM_REG_WRRWEIGHTS_8_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_9                                      0x168848
#define QM_REG_WRRWEIGHTS_9_SIZE                                 1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_16                                     0x16e000
#define QM_REG_WRRWEIGHTS_16_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_17                                     0x16e004
#define QM_REG_WRRWEIGHTS_17_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_18                                     0x16e008
#define QM_REG_WRRWEIGHTS_18_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_19                                     0x16e00c
#define QM_REG_WRRWEIGHTS_19_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_20                                     0x16e010
#define QM_REG_WRRWEIGHTS_20_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_21                                     0x16e014
#define QM_REG_WRRWEIGHTS_21_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_22                                     0x16e018
#define QM_REG_WRRWEIGHTS_22_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_23                                     0x16e01c
#define QM_REG_WRRWEIGHTS_23_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_24                                     0x16e020
#define QM_REG_WRRWEIGHTS_24_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_25                                     0x16e024
#define QM_REG_WRRWEIGHTS_25_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_26                                     0x16e028
#define QM_REG_WRRWEIGHTS_26_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_27                                     0x16e02c
#define QM_REG_WRRWEIGHTS_27_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_28                                     0x16e030
#define QM_REG_WRRWEIGHTS_28_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_29                                     0x16e034
#define QM_REG_WRRWEIGHTS_29_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_30                                     0x16e038
#define QM_REG_WRRWEIGHTS_30_SIZE                                1
/* [RW 32] Wrr weights */
#define QM_REG_WRRWEIGHTS_31                                     0x16e03c
#define QM_REG_WRRWEIGHTS_31_SIZE                                1
#define SRC_REG_COUNTFREE0                                       0x40500
/* [RW 1] If clr the searcher is compatible to E1 A0 - support only two
   ports. If set the searcher support 8 functions. */
#define SRC_REG_E1HMF_ENABLE                                     0x404cc
#define SRC_REG_FIRSTFREE0                                       0x40510
#define SRC_REG_KEYRSS0_0                                        0x40408
#define SRC_REG_KEYRSS0_7                                        0x40424
#define SRC_REG_KEYRSS1_9                                        0x40454
#define SRC_REG_LASTFREE0                                        0x40530
#define SRC_REG_NUMBER_HASH_BITS0                                0x40400
/* [RW 1] Reset internal state machines. */
#define SRC_REG_SOFT_RST                                         0x4049c
/* [R 3] Interrupt register #0 read */
#define SRC_REG_SRC_INT_STS                                      0x404ac
/* [RW 3] Parity mask register #0 read/write */
#define SRC_REG_SRC_PRTY_MASK                                    0x404c8
/* [R 3] Parity register #0 read */
#define SRC_REG_SRC_PRTY_STS                                     0x404bc
/* [R 4] Used to read the value of the XX protection CAM occupancy counter. */
#define TCM_REG_CAM_OCCUP                                        0x5017c
/* [RW 1] CDU AG read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define TCM_REG_CDU_AG_RD_IFEN                                   0x50034
/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input
   are disregarded; all other signals are treated as usual; if 1 - normal
   activity. */
#define TCM_REG_CDU_AG_WR_IFEN                                   0x50030
/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define TCM_REG_CDU_SM_RD_IFEN                                   0x5003c
/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid
   input is disregarded; all other signals are treated as usual; if 1 -
   normal activity. */
#define TCM_REG_CDU_SM_WR_IFEN                                   0x50038
/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 1 at start-up. */
#define TCM_REG_CFC_INIT_CRD                                     0x50204
/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define TCM_REG_CP_WEIGHT                                        0x500c0
/* [RW 1] Input csem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define TCM_REG_CSEM_IFEN                                        0x5002c
/* [RC 1] Message length mismatch (relative to last indication) at the In#9
   interface. */
#define TCM_REG_CSEM_LENGTH_MIS                                  0x50174
/* [RW 8] The Event ID in case of ErrorFlg is set in the input message. */
#define TCM_REG_ERR_EVNT_ID                                      0x500a0
/* [RW 28] The CM erroneous header for QM and Timers formatting. */
#define TCM_REG_ERR_TCM_HDR                                      0x5009c
/* [RW 8] The Event ID for Timers expiration. */
#define TCM_REG_EXPR_EVNT_ID                                     0x500a4
/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define TCM_REG_FIC0_INIT_CRD                                    0x5020c
/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define TCM_REG_FIC1_INIT_CRD                                    0x50210
/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1
   - strict priority defined by ~tcm_registers_gr_ag_pr.gr_ag_pr;
   ~tcm_registers_gr_ld0_pr.gr_ld0_pr and
   ~tcm_registers_gr_ld1_pr.gr_ld1_pr. */
#define TCM_REG_GR_ARB_TYPE                                      0x50114
/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Store channel is the
   compliment of the other 3 groups. */
#define TCM_REG_GR_LD0_PR                                        0x5011c
/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Store channel is the
   compliment of the other 3 groups. */
#define TCM_REG_GR_LD1_PR                                        0x50120
/* [RW 4] The number of double REG-pairs; loaded from the STORM context and
   sent to STORM; for a specific connection type. The double REG-pairs are
   used to align to STORM context row size of 128 bits. The offset of these
   data in the STORM context is always 0. Index _i stands for the connection
   type (one of 16). */
#define TCM_REG_N_SM_CTX_LD_0                                    0x50050
#define TCM_REG_N_SM_CTX_LD_1                                    0x50054
#define TCM_REG_N_SM_CTX_LD_10                                   0x50078
#define TCM_REG_N_SM_CTX_LD_11                                   0x5007c
#define TCM_REG_N_SM_CTX_LD_12                                   0x50080
#define TCM_REG_N_SM_CTX_LD_13                                   0x50084
#define TCM_REG_N_SM_CTX_LD_14                                   0x50088
#define TCM_REG_N_SM_CTX_LD_15                                   0x5008c
#define TCM_REG_N_SM_CTX_LD_2                                    0x50058
#define TCM_REG_N_SM_CTX_LD_3                                    0x5005c
#define TCM_REG_N_SM_CTX_LD_4                                    0x50060
/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_PBF_IFEN                                         0x50024
/* [RC 1] Message length mismatch (relative to last indication) at the In#7
   interface. */
#define TCM_REG_PBF_LENGTH_MIS                                   0x5016c
/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define TCM_REG_PBF_WEIGHT                                       0x500b4
#define TCM_REG_PHYS_QNUM0_0                                     0x500e0
#define TCM_REG_PHYS_QNUM0_1                                     0x500e4
#define TCM_REG_PHYS_QNUM1_0                                     0x500e8
#define TCM_REG_PHYS_QNUM1_1                                     0x500ec
#define TCM_REG_PHYS_QNUM2_0                                     0x500f0
#define TCM_REG_PHYS_QNUM2_1                                     0x500f4
#define TCM_REG_PHYS_QNUM3_0                                     0x500f8
#define TCM_REG_PHYS_QNUM3_1                                     0x500fc
/* [RW 1] Input prs Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_PRS_IFEN                                         0x50020
/* [RC 1] Message length mismatch (relative to last indication) at the In#6
   interface. */
#define TCM_REG_PRS_LENGTH_MIS                                   0x50168
/* [RW 3] The weight of the input prs in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define TCM_REG_PRS_WEIGHT                                       0x500b0
/* [RW 8] The Event ID for Timers formatting in case of stop done. */
#define TCM_REG_STOP_EVNT_ID                                     0x500a8
/* [RC 1] Message length mismatch (relative to last indication) at the STORM
   interface. */
#define TCM_REG_STORM_LENGTH_MIS                                 0x50160
/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define TCM_REG_STORM_TCM_IFEN                                   0x50010
/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TCM_CFC_IFEN                                     0x50040
/* [RW 11] Interrupt mask register #0 read/write */
#define TCM_REG_TCM_INT_MASK                                     0x501dc
/* [R 11] Interrupt register #0 read */
#define TCM_REG_TCM_INT_STS                                      0x501d0
/* [R 27] Parity register #0 read */
#define TCM_REG_TCM_PRTY_STS                                     0x501e0
/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS
   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).
   Is used to determine the number of the AG context REG-pairs written back;
   when the input message Reg1WbFlg isn't set. */
#define TCM_REG_TCM_REG0_SZ                                      0x500d8
/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TCM_STORM0_IFEN                                  0x50004
/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TCM_STORM1_IFEN                                  0x50008
/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TCM_TQM_IFEN                                     0x5000c
/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */
#define TCM_REG_TCM_TQM_USE_Q                                    0x500d4
/* [RW 28] The CM header for Timers expiration command. */
#define TCM_REG_TM_TCM_HDR                                       0x50098
/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define TCM_REG_TM_TCM_IFEN                                      0x5001c
/* [RW 6] QM output initial credit. Max credit available - 32.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 32 at start-up. */
#define TCM_REG_TQM_INIT_CRD                                     0x5021c
/* [RW 28] The CM header value for QM request (primary). */
#define TCM_REG_TQM_TCM_HDR_P                                    0x50090
/* [RW 28] The CM header value for QM request (secondary). */
#define TCM_REG_TQM_TCM_HDR_S                                    0x50094
/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TQM_TCM_IFEN                                     0x50014
/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define TCM_REG_TSDM_IFEN                                        0x50018
/* [RC 1] Message length mismatch (relative to last indication) at the SDM
   interface. */
#define TCM_REG_TSDM_LENGTH_MIS                                  0x50164
/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define TCM_REG_TSDM_WEIGHT                                      0x500c4
/* [RW 1] Input usem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define TCM_REG_USEM_IFEN                                        0x50028
/* [RC 1] Message length mismatch (relative to last indication) at the In#8
   interface. */
#define TCM_REG_USEM_LENGTH_MIS                                  0x50170
/* [RW 21] Indirect access to the descriptor table of the XX protection
   mechanism. The fields are: [5:0] - length of the message; 15:6] - message
   pointer; 20:16] - next pointer. */
#define TCM_REG_XX_DESCR_TABLE                                   0x50280
#define TCM_REG_XX_DESCR_TABLE_SIZE                              32
/* [R 6] Use to read the value of XX protection Free counter. */
#define TCM_REG_XX_FREE                                          0x50178
/* [RW 6] Initial value for the credit counter; responsible for fulfilling
   of the Input Stage XX protection buffer by the XX protection pending
   messages. Max credit available - 127.Write writes the initial credit
   value; read returns the current value of the credit counter. Must be
   initialized to 19 at start-up. */
#define TCM_REG_XX_INIT_CRD                                      0x50220
/* [RW 6] Maximum link list size (messages locked) per connection in the XX
   protection. */
#define TCM_REG_XX_MAX_LL_SZ                                     0x50044
/* [RW 6] The maximum number of pending messages; which may be stored in XX
   protection. ~tcm_registers_xx_free.xx_free is read on read. */
#define TCM_REG_XX_MSG_NUM                                       0x50224
/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */
#define TCM_REG_XX_OVFL_EVNT_ID                                  0x50048
/* [RW 16] Indirect access to the XX table of the XX protection mechanism.
   The fields are:[4:0] - tail pointer; [10:5] - Link List size; 15:11] -
   header pointer. */
#define TCM_REG_XX_TABLE                                         0x50240
/* [RW 4] Load value for for cfc ac credit cnt. */
#define TM_REG_CFC_AC_CRDCNT_VAL                                 0x164208
/* [RW 4] Load value for cfc cld credit cnt. */
#define TM_REG_CFC_CLD_CRDCNT_VAL                                0x164210
/* [RW 8] Client0 context region. */
#define TM_REG_CL0_CONT_REGION                                   0x164030
/* [RW 8] Client1 context region. */
#define TM_REG_CL1_CONT_REGION                                   0x164034
/* [RW 8] Client2 context region. */
#define TM_REG_CL2_CONT_REGION                                   0x164038
/* [RW 2] Client in High priority client number. */
#define TM_REG_CLIN_PRIOR0_CLIENT                                0x164024
/* [RW 4] Load value for clout0 cred cnt. */
#define TM_REG_CLOUT_CRDCNT0_VAL                                 0x164220
/* [RW 4] Load value for clout1 cred cnt. */
#define TM_REG_CLOUT_CRDCNT1_VAL                                 0x164228
/* [RW 4] Load value for clout2 cred cnt. */
#define TM_REG_CLOUT_CRDCNT2_VAL                                 0x164230
/* [RW 1] Enable client0 input. */
#define TM_REG_EN_CL0_INPUT                                      0x164008
/* [RW 1] Enable client1 input. */
#define TM_REG_EN_CL1_INPUT                                      0x16400c
/* [RW 1] Enable client2 input. */
#define TM_REG_EN_CL2_INPUT                                      0x164010
/* [RW 1] Enable real time counter. */
#define TM_REG_EN_REAL_TIME_CNT                                  0x1640d8
/* [RW 1] Enable for Timers state machines. */
#define TM_REG_EN_TIMERS                                         0x164000
/* [RW 4] Load value for expiration credit cnt. CFC max number of
   outstanding load requests for timers (expiration) context loading. */
#define TM_REG_EXP_CRDCNT_VAL                                    0x164238
/* [RW 18] Linear0 Max active cid (in banks of 32 entries). */
#define TM_REG_LIN0_MAX_ACTIVE_CID                               0x164048
/* [WB 64] Linear0 phy address. */
#define TM_REG_LIN0_PHY_ADDR                                     0x164270
/* [RW 24] Linear0 array scan timeout. */
#define TM_REG_LIN0_SCAN_TIME                                    0x16403c
/* [WB 64] Linear1 phy address. */
#define TM_REG_LIN1_PHY_ADDR                                     0x164280
/* [RW 6] Linear timer set_clear fifo threshold. */
#define TM_REG_LIN_SETCLR_FIFO_ALFULL_THR                        0x164070
/* [RW 2] Load value for pci arbiter credit cnt. */
#define TM_REG_PCIARB_CRDCNT_VAL                                 0x164260
/* [RW 1] Timer software reset - active high. */
#define TM_REG_TIMER_SOFT_RST                                    0x164004
/* [RW 20] The amount of hardware cycles for each timer tick. */
#define TM_REG_TIMER_TICK_SIZE                                   0x16401c
/* [RW 8] Timers Context region. */
#define TM_REG_TM_CONTEXT_REGION                                 0x164044
/* [RW 1] Interrupt mask register #0 read/write */
#define TM_REG_TM_INT_MASK                                       0x1640fc
/* [R 1] Interrupt register #0 read */
#define TM_REG_TM_INT_STS                                        0x1640f0
/* [RW 8] The event id for aggregated interrupt 0 */
#define TSDM_REG_AGG_INT_EVENT_0                                 0x42038
#define TSDM_REG_AGG_INT_EVENT_2                                 0x42040
#define TSDM_REG_AGG_INT_EVENT_20                                0x42088
#define TSDM_REG_AGG_INT_EVENT_21                                0x4208c
#define TSDM_REG_AGG_INT_EVENT_22                                0x42090
#define TSDM_REG_AGG_INT_EVENT_23                                0x42094
#define TSDM_REG_AGG_INT_EVENT_24                                0x42098
#define TSDM_REG_AGG_INT_EVENT_25                                0x4209c
#define TSDM_REG_AGG_INT_EVENT_26                                0x420a0
#define TSDM_REG_AGG_INT_EVENT_27                                0x420a4
#define TSDM_REG_AGG_INT_EVENT_28                                0x420a8
#define TSDM_REG_AGG_INT_EVENT_29                                0x420ac
#define TSDM_REG_AGG_INT_EVENT_3                                 0x42044
#define TSDM_REG_AGG_INT_EVENT_30                                0x420b0
#define TSDM_REG_AGG_INT_EVENT_31                                0x420b4
#define TSDM_REG_AGG_INT_EVENT_4                                 0x42048
/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */
#define TSDM_REG_CFC_RSP_START_ADDR                              0x42008
/* [RW 16] The maximum value of the competion counter #0 */
#define TSDM_REG_CMP_COUNTER_MAX0                                0x4201c
/* [RW 16] The maximum value of the competion counter #1 */
#define TSDM_REG_CMP_COUNTER_MAX1                                0x42020
/* [RW 16] The maximum value of the competion counter #2 */
#define TSDM_REG_CMP_COUNTER_MAX2                                0x42024
/* [RW 16] The maximum value of the competion counter #3 */
#define TSDM_REG_CMP_COUNTER_MAX3                                0x42028
/* [RW 13] The start address in the internal RAM for the completion
   counters. */
#define TSDM_REG_CMP_COUNTER_START_ADDR                          0x4200c
#define TSDM_REG_ENABLE_IN1                                      0x42238
#define TSDM_REG_ENABLE_IN2                                      0x4223c
#define TSDM_REG_ENABLE_OUT1                                     0x42240
#define TSDM_REG_ENABLE_OUT2                                     0x42244
/* [RW 4] The initial number of messages that can be sent to the pxp control
   interface without receiving any ACK. */
#define TSDM_REG_INIT_CREDIT_PXP_CTRL                            0x424bc
/* [ST 32] The number of ACK after placement messages received */
#define TSDM_REG_NUM_OF_ACK_AFTER_PLACE                          0x4227c
/* [ST 32] The number of packet end messages received from the parser */
#define TSDM_REG_NUM_OF_PKT_END_MSG                              0x42274
/* [ST 32] The number of requests received from the pxp async if */
#define TSDM_REG_NUM_OF_PXP_ASYNC_REQ                            0x42278
/* [ST 32] The number of commands received in queue 0 */
#define TSDM_REG_NUM_OF_Q0_CMD                                   0x42248
/* [ST 32] The number of commands received in queue 10 */
#define TSDM_REG_NUM_OF_Q10_CMD                                  0x4226c
/* [ST 32] The number of commands received in queue 11 */
#define TSDM_REG_NUM_OF_Q11_CMD                                  0x42270
/* [ST 32] The number of commands received in queue 1 */
#define TSDM_REG_NUM_OF_Q1_CMD                                   0x4224c
/* [ST 32] The number of commands received in queue 3 */
#define TSDM_REG_NUM_OF_Q3_CMD                                   0x42250
/* [ST 32] The number of commands received in queue 4 */
#define TSDM_REG_NUM_OF_Q4_CMD                                   0x42254
/* [ST 32] The number of commands received in queue 5 */
#define TSDM_REG_NUM_OF_Q5_CMD                                   0x42258
/* [ST 32] The number of commands received in queue 6 */
#define TSDM_REG_NUM_OF_Q6_CMD                                   0x4225c
/* [ST 32] The number of commands received in queue 7 */
#define TSDM_REG_NUM_OF_Q7_CMD                                   0x42260
/* [ST 32] The number of commands received in queue 8 */
#define TSDM_REG_NUM_OF_Q8_CMD                                   0x42264
/* [ST 32] The number of commands received in queue 9 */
#define TSDM_REG_NUM_OF_Q9_CMD                                   0x42268
/* [RW 13] The start address in the internal RAM for the packet end message */
#define TSDM_REG_PCK_END_MSG_START_ADDR                          0x42014
/* [RW 13] The start address in the internal RAM for queue counters */
#define TSDM_REG_Q_COUNTER_START_ADDR                            0x42010
/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */
#define TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY                        0x42548
/* [R 1] parser fifo empty in sdm_sync block */
#define TSDM_REG_SYNC_PARSER_EMPTY                               0x42550
/* [R 1] parser serial fifo empty in sdm_sync block */
#define TSDM_REG_SYNC_SYNC_EMPTY                                 0x42558
/* [RW 32] Tick for timer counter. Applicable only when
   ~tsdm_registers_timer_tick_enable.timer_tick_enable =1 */
#define TSDM_REG_TIMER_TICK                                      0x42000
/* [RW 32] Interrupt mask register #0 read/write */
#define TSDM_REG_TSDM_INT_MASK_0                                 0x4229c
#define TSDM_REG_TSDM_INT_MASK_1                                 0x422ac
/* [R 32] Interrupt register #0 read */
#define TSDM_REG_TSDM_INT_STS_0                                  0x42290
#define TSDM_REG_TSDM_INT_STS_1                                  0x422a0
/* [RW 11] Parity mask register #0 read/write */
#define TSDM_REG_TSDM_PRTY_MASK                                  0x422bc
/* [R 11] Parity register #0 read */
#define TSDM_REG_TSDM_PRTY_STS                                   0x422b0
/* [RW 5] The number of time_slots in the arbitration cycle */
#define TSEM_REG_ARB_CYCLE_SIZE                                  0x180034
/* [RW 3] The source that is associated with arbitration element 0. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2 */
#define TSEM_REG_ARB_ELEMENT0                                    0x180020
/* [RW 3] The source that is associated with arbitration element 1. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~tsem_registers_arb_element0.arb_element0 */
#define TSEM_REG_ARB_ELEMENT1                                    0x180024
/* [RW 3] The source that is associated with arbitration element 2. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~tsem_registers_arb_element0.arb_element0
   and ~tsem_registers_arb_element1.arb_element1 */
#define TSEM_REG_ARB_ELEMENT2                                    0x180028
/* [RW 3] The source that is associated with arbitration element 3. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could
   not be equal to register ~tsem_registers_arb_element0.arb_element0 and
   ~tsem_registers_arb_element1.arb_element1 and
   ~tsem_registers_arb_element2.arb_element2 */
#define TSEM_REG_ARB_ELEMENT3                                    0x18002c
/* [RW 3] The source that is associated with arbitration element 4. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~tsem_registers_arb_element0.arb_element0
   and ~tsem_registers_arb_element1.arb_element1 and
   ~tsem_registers_arb_element2.arb_element2 and
   ~tsem_registers_arb_element3.arb_element3 */
#define TSEM_REG_ARB_ELEMENT4                                    0x180030
#define TSEM_REG_ENABLE_IN                                       0x1800a4
#define TSEM_REG_ENABLE_OUT                                      0x1800a8
/* [RW 32] This address space contains all registers and memories that are
   placed in SEM_FAST block. The SEM_FAST registers are described in
   appendix B. In order to access the sem_fast registers the base address
   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */
#define TSEM_REG_FAST_MEMORY                                     0x1a0000
/* [RW 1] Disables input messages from FIC0 May be updated during run_time
   by the microcode */
#define TSEM_REG_FIC0_DISABLE                                    0x180224
/* [RW 1] Disables input messages from FIC1 May be updated during run_time
   by the microcode */
#define TSEM_REG_FIC1_DISABLE                                    0x180234
/* [RW 15] Interrupt table Read and write access to it is not possible in
   the middle of the work */
#define TSEM_REG_INT_TABLE                                       0x180400
/* [ST 24] Statistics register. The number of messages that entered through
   FIC0 */
#define TSEM_REG_MSG_NUM_FIC0                                    0x180000
/* [ST 24] Statistics register. The number of messages that entered through
   FIC1 */
#define TSEM_REG_MSG_NUM_FIC1                                    0x180004
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC0 */
#define TSEM_REG_MSG_NUM_FOC0                                    0x180008
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC1 */
#define TSEM_REG_MSG_NUM_FOC1                                    0x18000c
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC2 */
#define TSEM_REG_MSG_NUM_FOC2                                    0x180010
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC3 */
#define TSEM_REG_MSG_NUM_FOC3                                    0x180014
/* [RW 1] Disables input messages from the passive buffer May be updated
   during run_time by the microcode */
#define TSEM_REG_PAS_DISABLE                                     0x18024c
/* [WB 128] Debug only. Passive buffer memory */
#define TSEM_REG_PASSIVE_BUFFER                                  0x181000
/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */
#define TSEM_REG_PRAM                                            0x1c0000
/* [R 8] Valid sleeping threads indication have bit per thread */
#define TSEM_REG_SLEEP_THREADS_VALID                             0x18026c
/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */
#define TSEM_REG_SLOW_EXT_STORE_EMPTY                            0x1802a0
/* [RW 8] List of free threads . There is a bit per thread. */
#define TSEM_REG_THREADS_LIST                                    0x1802e4
/* [RW 3] The arbitration scheme of time_slot 0 */
#define TSEM_REG_TS_0_AS                                         0x180038
/* [RW 3] The arbitration scheme of time_slot 10 */
#define TSEM_REG_TS_10_AS                                        0x180060
/* [RW 3] The arbitration scheme of time_slot 11 */
#define TSEM_REG_TS_11_AS                                        0x180064
/* [RW 3] The arbitration scheme of time_slot 12 */
#define TSEM_REG_TS_12_AS                                        0x180068
/* [RW 3] The arbitration scheme of time_slot 13 */
#define TSEM_REG_TS_13_AS                                        0x18006c
/* [RW 3] The arbitration scheme of time_slot 14 */
#define TSEM_REG_TS_14_AS                                        0x180070
/* [RW 3] The arbitration scheme of time_slot 15 */
#define TSEM_REG_TS_15_AS                                        0x180074
/* [RW 3] The arbitration scheme of time_slot 16 */
#define TSEM_REG_TS_16_AS                                        0x180078
/* [RW 3] The arbitration scheme of time_slot 17 */
#define TSEM_REG_TS_17_AS                                        0x18007c
/* [RW 3] The arbitration scheme of time_slot 18 */
#define TSEM_REG_TS_18_AS                                        0x180080
/* [RW 3] The arbitration scheme of time_slot 1 */
#define TSEM_REG_TS_1_AS                                         0x18003c
/* [RW 3] The arbitration scheme of time_slot 2 */
#define TSEM_REG_TS_2_AS                                         0x180040
/* [RW 3] The arbitration scheme of time_slot 3 */
#define TSEM_REG_TS_3_AS                                         0x180044
/* [RW 3] The arbitration scheme of time_slot 4 */
#define TSEM_REG_TS_4_AS                                         0x180048
/* [RW 3] The arbitration scheme of time_slot 5 */
#define TSEM_REG_TS_5_AS                                         0x18004c
/* [RW 3] The arbitration scheme of time_slot 6 */
#define TSEM_REG_TS_6_AS                                         0x180050
/* [RW 3] The arbitration scheme of time_slot 7 */
#define TSEM_REG_TS_7_AS                                         0x180054
/* [RW 3] The arbitration scheme of time_slot 8 */
#define TSEM_REG_TS_8_AS                                         0x180058
/* [RW 3] The arbitration scheme of time_slot 9 */
#define TSEM_REG_TS_9_AS                                         0x18005c
/* [RW 32] Interrupt mask register #0 read/write */
#define TSEM_REG_TSEM_INT_MASK_0                                 0x180100
#define TSEM_REG_TSEM_INT_MASK_1                                 0x180110
/* [R 32] Interrupt register #0 read */
#define TSEM_REG_TSEM_INT_STS_0                                  0x1800f4
#define TSEM_REG_TSEM_INT_STS_1                                  0x180104
/* [RW 32] Parity mask register #0 read/write */
#define TSEM_REG_TSEM_PRTY_MASK_0                                0x180120
#define TSEM_REG_TSEM_PRTY_MASK_1                                0x180130
/* [R 32] Parity register #0 read */
#define TSEM_REG_TSEM_PRTY_STS_0                                 0x180114
#define TSEM_REG_TSEM_PRTY_STS_1                                 0x180124
/* [R 5] Used to read the XX protection CAM occupancy counter. */
#define UCM_REG_CAM_OCCUP                                        0xe0170
/* [RW 1] CDU AG read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define UCM_REG_CDU_AG_RD_IFEN                                   0xe0038
/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input
   are disregarded; all other signals are treated as usual; if 1 - normal
   activity. */
#define UCM_REG_CDU_AG_WR_IFEN                                   0xe0034
/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define UCM_REG_CDU_SM_RD_IFEN                                   0xe0040
/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid
   input is disregarded; all other signals are treated as usual; if 1 -
   normal activity. */
#define UCM_REG_CDU_SM_WR_IFEN                                   0xe003c
/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 1 at start-up. */
#define UCM_REG_CFC_INIT_CRD                                     0xe0204
/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define UCM_REG_CP_WEIGHT                                        0xe00c4
/* [RW 1] Input csem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_CSEM_IFEN                                        0xe0028
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the csem interface is detected. */
#define UCM_REG_CSEM_LENGTH_MIS                                  0xe0160
/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define UCM_REG_CSEM_WEIGHT                                      0xe00b8
/* [RW 1] Input dorq Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_DORQ_IFEN                                        0xe0030
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the dorq interface is detected. */
#define UCM_REG_DORQ_LENGTH_MIS                                  0xe0168
/* [RW 8] The Event ID in case ErrorFlg input message bit is set. */
#define UCM_REG_ERR_EVNT_ID                                      0xe00a4
/* [RW 28] The CM erroneous header for QM and Timers formatting. */
#define UCM_REG_ERR_UCM_HDR                                      0xe00a0
/* [RW 8] The Event ID for Timers expiration. */
#define UCM_REG_EXPR_EVNT_ID                                     0xe00a8
/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define UCM_REG_FIC0_INIT_CRD                                    0xe020c
/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define UCM_REG_FIC1_INIT_CRD                                    0xe0210
/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1
   - strict priority defined by ~ucm_registers_gr_ag_pr.gr_ag_pr;
   ~ucm_registers_gr_ld0_pr.gr_ld0_pr and
   ~ucm_registers_gr_ld1_pr.gr_ld1_pr. */
#define UCM_REG_GR_ARB_TYPE                                      0xe0144
/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Store channel group is
   compliment to the others. */
#define UCM_REG_GR_LD0_PR                                        0xe014c
/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Store channel group is
   compliment to the others. */
#define UCM_REG_GR_LD1_PR                                        0xe0150
/* [RW 2] The queue index for invalidate counter flag decision. */
#define UCM_REG_INV_CFLG_Q                                       0xe00e4
/* [RW 5] The number of double REG-pairs; loaded from the STORM context and
   sent to STORM; for a specific connection type. the double REG-pairs are
   used in order to align to STORM context row size of 128 bits. The offset
   of these data in the STORM context is always 0. Index _i stands for the
   connection type (one of 16). */
#define UCM_REG_N_SM_CTX_LD_0                                    0xe0054
#define UCM_REG_N_SM_CTX_LD_1                                    0xe0058
#define UCM_REG_N_SM_CTX_LD_10                                   0xe007c
#define UCM_REG_N_SM_CTX_LD_11                                   0xe0080
#define UCM_REG_N_SM_CTX_LD_12                                   0xe0084
#define UCM_REG_N_SM_CTX_LD_13                                   0xe0088
#define UCM_REG_N_SM_CTX_LD_14                                   0xe008c
#define UCM_REG_N_SM_CTX_LD_15                                   0xe0090
#define UCM_REG_N_SM_CTX_LD_2                                    0xe005c
#define UCM_REG_N_SM_CTX_LD_3                                    0xe0060
#define UCM_REG_N_SM_CTX_LD_4                                    0xe0064
#define UCM_REG_N_SM_CTX_LD_5                                    0xe0068
#define UCM_REG_PHYS_QNUM0_0                                     0xe0110
#define UCM_REG_PHYS_QNUM0_1                                     0xe0114
#define UCM_REG_PHYS_QNUM1_0                                     0xe0118
#define UCM_REG_PHYS_QNUM1_1                                     0xe011c
#define UCM_REG_PHYS_QNUM2_0                                     0xe0120
#define UCM_REG_PHYS_QNUM2_1                                     0xe0124
#define UCM_REG_PHYS_QNUM3_0                                     0xe0128
#define UCM_REG_PHYS_QNUM3_1                                     0xe012c
/* [RW 8] The Event ID for Timers formatting in case of stop done. */
#define UCM_REG_STOP_EVNT_ID                                     0xe00ac
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the STORM interface is detected. */
#define UCM_REG_STORM_LENGTH_MIS                                 0xe0154
/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_STORM_UCM_IFEN                                   0xe0010
/* [RW 4] Timers output initial credit. Max credit available - 15.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 4 at start-up. */
#define UCM_REG_TM_INIT_CRD                                      0xe021c
/* [RW 28] The CM header for Timers expiration command. */
#define UCM_REG_TM_UCM_HDR                                       0xe009c
/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_TM_UCM_IFEN                                      0xe001c
/* [RW 1] Input tsem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_TSEM_IFEN                                        0xe0024
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the tsem interface is detected. */
#define UCM_REG_TSEM_LENGTH_MIS                                  0xe015c
/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define UCM_REG_TSEM_WEIGHT                                      0xe00b4
/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_UCM_CFC_IFEN                                     0xe0044
/* [RW 11] Interrupt mask register #0 read/write */
#define UCM_REG_UCM_INT_MASK                                     0xe01d4
/* [R 11] Interrupt register #0 read */
#define UCM_REG_UCM_INT_STS                                      0xe01c8
/* [R 27] Parity register #0 read */
#define UCM_REG_UCM_PRTY_STS                                     0xe01d8
/* [RW 2] The size of AG context region 0 in REG-pairs. Designates the MS
   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).
   Is used to determine the number of the AG context REG-pairs written back;
   when the Reg1WbFlg isn't set. */
#define UCM_REG_UCM_REG0_SZ                                      0xe00dc
/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_UCM_STORM0_IFEN                                  0xe0004
/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_UCM_STORM1_IFEN                                  0xe0008
/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_UCM_TM_IFEN                                      0xe0020
/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_UCM_UQM_IFEN                                     0xe000c
/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */
#define UCM_REG_UCM_UQM_USE_Q                                    0xe00d8
/* [RW 6] QM output initial credit. Max credit available - 32.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 32 at start-up. */
#define UCM_REG_UQM_INIT_CRD                                     0xe0220
/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0
   stands for weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define UCM_REG_UQM_P_WEIGHT                                     0xe00cc
/* [RW 28] The CM header value for QM request (primary). */
#define UCM_REG_UQM_UCM_HDR_P                                    0xe0094
/* [RW 28] The CM header value for QM request (secondary). */
#define UCM_REG_UQM_UCM_HDR_S                                    0xe0098
/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_UQM_UCM_IFEN                                     0xe0014
/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define UCM_REG_USDM_IFEN                                        0xe0018
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the SDM interface is detected. */
#define UCM_REG_USDM_LENGTH_MIS                                  0xe0158
/* [RW 1] Input xsem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define UCM_REG_XSEM_IFEN                                        0xe002c
/* [RC 1] Set when the message length mismatch (relative to last indication)
   at the xsem interface isdetected. */
#define UCM_REG_XSEM_LENGTH_MIS                                  0xe0164
/* [RW 20] Indirect access to the descriptor table of the XX protection
   mechanism. The fields are:[5:0] - message length; 14:6] - message
   pointer; 19:15] - next pointer. */
#define UCM_REG_XX_DESCR_TABLE                                   0xe0280
#define UCM_REG_XX_DESCR_TABLE_SIZE                              32
/* [R 6] Use to read the XX protection Free counter. */
#define UCM_REG_XX_FREE                                          0xe016c
/* [RW 6] Initial value for the credit counter; responsible for fulfilling
   of the Input Stage XX protection buffer by the XX protection pending
   messages. Write writes the initial credit value; read returns the current
   value of the credit counter. Must be initialized to 12 at start-up. */
#define UCM_REG_XX_INIT_CRD                                      0xe0224
/* [RW 6] The maximum number of pending messages; which may be stored in XX
   protection. ~ucm_registers_xx_free.xx_free read on read. */
#define UCM_REG_XX_MSG_NUM                                       0xe0228
/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */
#define UCM_REG_XX_OVFL_EVNT_ID                                  0xe004c
/* [RW 16] Indirect access to the XX table of the XX protection mechanism.
   The fields are: [4:0] - tail pointer; 10:5] - Link List size; 15:11] -
   header pointer. */
#define UCM_REG_XX_TABLE                                         0xe0300
/* [RW 8] The event id for aggregated interrupt 0 */
#define USDM_REG_AGG_INT_EVENT_0                                 0xc4038
#define USDM_REG_AGG_INT_EVENT_1                                 0xc403c
#define USDM_REG_AGG_INT_EVENT_10                                0xc4060
#define USDM_REG_AGG_INT_EVENT_11                                0xc4064
#define USDM_REG_AGG_INT_EVENT_12                                0xc4068
#define USDM_REG_AGG_INT_EVENT_13                                0xc406c
#define USDM_REG_AGG_INT_EVENT_14                                0xc4070
#define USDM_REG_AGG_INT_EVENT_15                                0xc4074
#define USDM_REG_AGG_INT_EVENT_16                                0xc4078
#define USDM_REG_AGG_INT_EVENT_17                                0xc407c
#define USDM_REG_AGG_INT_EVENT_18                                0xc4080
#define USDM_REG_AGG_INT_EVENT_19                                0xc4084
#define USDM_REG_AGG_INT_EVENT_2                                 0xc4040
#define USDM_REG_AGG_INT_EVENT_20                                0xc4088
#define USDM_REG_AGG_INT_EVENT_21                                0xc408c
#define USDM_REG_AGG_INT_EVENT_22                                0xc4090
#define USDM_REG_AGG_INT_EVENT_23                                0xc4094
#define USDM_REG_AGG_INT_EVENT_24                                0xc4098
#define USDM_REG_AGG_INT_EVENT_25                                0xc409c
#define USDM_REG_AGG_INT_EVENT_26                                0xc40a0
#define USDM_REG_AGG_INT_EVENT_27                                0xc40a4
#define USDM_REG_AGG_INT_EVENT_28                                0xc40a8
#define USDM_REG_AGG_INT_EVENT_29                                0xc40ac
#define USDM_REG_AGG_INT_EVENT_3                                 0xc4044
#define USDM_REG_AGG_INT_EVENT_30                                0xc40b0
#define USDM_REG_AGG_INT_EVENT_31                                0xc40b4
#define USDM_REG_AGG_INT_EVENT_4                                 0xc4048
/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)
   or auto-mask-mode (1) */
#define USDM_REG_AGG_INT_MODE_0                                  0xc41b8
#define USDM_REG_AGG_INT_MODE_1                                  0xc41bc
#define USDM_REG_AGG_INT_MODE_10                                 0xc41e0
#define USDM_REG_AGG_INT_MODE_11                                 0xc41e4
#define USDM_REG_AGG_INT_MODE_12                                 0xc41e8
#define USDM_REG_AGG_INT_MODE_13                                 0xc41ec
#define USDM_REG_AGG_INT_MODE_14                                 0xc41f0
#define USDM_REG_AGG_INT_MODE_15                                 0xc41f4
#define USDM_REG_AGG_INT_MODE_16                                 0xc41f8
#define USDM_REG_AGG_INT_MODE_17                                 0xc41fc
#define USDM_REG_AGG_INT_MODE_18                                 0xc4200
#define USDM_REG_AGG_INT_MODE_19                                 0xc4204
/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */
#define USDM_REG_CFC_RSP_START_ADDR                              0xc4008
/* [RW 16] The maximum value of the competion counter #0 */
#define USDM_REG_CMP_COUNTER_MAX0                                0xc401c
/* [RW 16] The maximum value of the competion counter #1 */
#define USDM_REG_CMP_COUNTER_MAX1                                0xc4020
/* [RW 16] The maximum value of the competion counter #2 */
#define USDM_REG_CMP_COUNTER_MAX2                                0xc4024
/* [RW 16] The maximum value of the competion counter #3 */
#define USDM_REG_CMP_COUNTER_MAX3                                0xc4028
/* [RW 13] The start address in the internal RAM for the completion
   counters. */
#define USDM_REG_CMP_COUNTER_START_ADDR                          0xc400c
#define USDM_REG_ENABLE_IN1                                      0xc4238
#define USDM_REG_ENABLE_IN2                                      0xc423c
#define USDM_REG_ENABLE_OUT1                                     0xc4240
#define USDM_REG_ENABLE_OUT2                                     0xc4244
/* [RW 4] The initial number of messages that can be sent to the pxp control
   interface without receiving any ACK. */
#define USDM_REG_INIT_CREDIT_PXP_CTRL                            0xc44c0
/* [ST 32] The number of ACK after placement messages received */
#define USDM_REG_NUM_OF_ACK_AFTER_PLACE                          0xc4280
/* [ST 32] The number of packet end messages received from the parser */
#define USDM_REG_NUM_OF_PKT_END_MSG                              0xc4278
/* [ST 32] The number of requests received from the pxp async if */
#define USDM_REG_NUM_OF_PXP_ASYNC_REQ                            0xc427c
/* [ST 32] The number of commands received in queue 0 */
#define USDM_REG_NUM_OF_Q0_CMD                                   0xc4248
/* [ST 32] The number of commands received in queue 10 */
#define USDM_REG_NUM_OF_Q10_CMD                                  0xc4270
/* [ST 32] The number of commands received in queue 11 */
#define USDM_REG_NUM_OF_Q11_CMD                                  0xc4274
/* [ST 32] The number of commands received in queue 1 */
#define USDM_REG_NUM_OF_Q1_CMD                                   0xc424c
/* [ST 32] The number of commands received in queue 2 */
#define USDM_REG_NUM_OF_Q2_CMD                                   0xc4250
/* [ST 32] The number of commands received in queue 3 */
#define USDM_REG_NUM_OF_Q3_CMD                                   0xc4254
/* [ST 32] The number of commands received in queue 4 */
#define USDM_REG_NUM_OF_Q4_CMD                                   0xc4258
/* [ST 32] The number of commands received in queue 5 */
#define USDM_REG_NUM_OF_Q5_CMD                                   0xc425c
/* [ST 32] The number of commands received in queue 6 */
#define USDM_REG_NUM_OF_Q6_CMD                                   0xc4260
/* [ST 32] The number of commands received in queue 7 */
#define USDM_REG_NUM_OF_Q7_CMD                                   0xc4264
/* [ST 32] The number of commands received in queue 8 */
#define USDM_REG_NUM_OF_Q8_CMD                                   0xc4268
/* [ST 32] The number of commands received in queue 9 */
#define USDM_REG_NUM_OF_Q9_CMD                                   0xc426c
/* [RW 13] The start address in the internal RAM for the packet end message */
#define USDM_REG_PCK_END_MSG_START_ADDR                          0xc4014
/* [RW 13] The start address in the internal RAM for queue counters */
#define USDM_REG_Q_COUNTER_START_ADDR                            0xc4010
/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */
#define USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY                        0xc4550
/* [R 1] parser fifo empty in sdm_sync block */
#define USDM_REG_SYNC_PARSER_EMPTY                               0xc4558
/* [R 1] parser serial fifo empty in sdm_sync block */
#define USDM_REG_SYNC_SYNC_EMPTY                                 0xc4560
/* [RW 32] Tick for timer counter. Applicable only when
   ~usdm_registers_timer_tick_enable.timer_tick_enable =1 */
#define USDM_REG_TIMER_TICK                                      0xc4000
/* [RW 32] Interrupt mask register #0 read/write */
#define USDM_REG_USDM_INT_MASK_0                                 0xc42a0
#define USDM_REG_USDM_INT_MASK_1                                 0xc42b0
/* [R 32] Interrupt register #0 read */
#define USDM_REG_USDM_INT_STS_0                                  0xc4294
#define USDM_REG_USDM_INT_STS_1                                  0xc42a4
/* [RW 11] Parity mask register #0 read/write */
#define USDM_REG_USDM_PRTY_MASK                                  0xc42c0
/* [R 11] Parity register #0 read */
#define USDM_REG_USDM_PRTY_STS                                   0xc42b4
/* [RW 5] The number of time_slots in the arbitration cycle */
#define USEM_REG_ARB_CYCLE_SIZE                                  0x300034
/* [RW 3] The source that is associated with arbitration element 0. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2 */
#define USEM_REG_ARB_ELEMENT0                                    0x300020
/* [RW 3] The source that is associated with arbitration element 1. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~usem_registers_arb_element0.arb_element0 */
#define USEM_REG_ARB_ELEMENT1                                    0x300024
/* [RW 3] The source that is associated with arbitration element 2. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~usem_registers_arb_element0.arb_element0
   and ~usem_registers_arb_element1.arb_element1 */
#define USEM_REG_ARB_ELEMENT2                                    0x300028
/* [RW 3] The source that is associated with arbitration element 3. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could
   not be equal to register ~usem_registers_arb_element0.arb_element0 and
   ~usem_registers_arb_element1.arb_element1 and
   ~usem_registers_arb_element2.arb_element2 */
#define USEM_REG_ARB_ELEMENT3                                    0x30002c
/* [RW 3] The source that is associated with arbitration element 4. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~usem_registers_arb_element0.arb_element0
   and ~usem_registers_arb_element1.arb_element1 and
   ~usem_registers_arb_element2.arb_element2 and
   ~usem_registers_arb_element3.arb_element3 */
#define USEM_REG_ARB_ELEMENT4                                    0x300030
#define USEM_REG_ENABLE_IN                                       0x3000a4
#define USEM_REG_ENABLE_OUT                                      0x3000a8
/* [RW 32] This address space contains all registers and memories that are
   placed in SEM_FAST block. The SEM_FAST registers are described in
   appendix B. In order to access the sem_fast registers the base address
   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */
#define USEM_REG_FAST_MEMORY                                     0x320000
/* [RW 1] Disables input messages from FIC0 May be updated during run_time
   by the microcode */
#define USEM_REG_FIC0_DISABLE                                    0x300224
/* [RW 1] Disables input messages from FIC1 May be updated during run_time
   by the microcode */
#define USEM_REG_FIC1_DISABLE                                    0x300234
/* [RW 15] Interrupt table Read and write access to it is not possible in
   the middle of the work */
#define USEM_REG_INT_TABLE                                       0x300400
/* [ST 24] Statistics register. The number of messages that entered through
   FIC0 */
#define USEM_REG_MSG_NUM_FIC0                                    0x300000
/* [ST 24] Statistics register. The number of messages that entered through
   FIC1 */
#define USEM_REG_MSG_NUM_FIC1                                    0x300004
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC0 */
#define USEM_REG_MSG_NUM_FOC0                                    0x300008
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC1 */
#define USEM_REG_MSG_NUM_FOC1                                    0x30000c
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC2 */
#define USEM_REG_MSG_NUM_FOC2                                    0x300010
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC3 */
#define USEM_REG_MSG_NUM_FOC3                                    0x300014
/* [RW 1] Disables input messages from the passive buffer May be updated
   during run_time by the microcode */
#define USEM_REG_PAS_DISABLE                                     0x30024c
/* [WB 128] Debug only. Passive buffer memory */
#define USEM_REG_PASSIVE_BUFFER                                  0x302000
/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */
#define USEM_REG_PRAM                                            0x340000
/* [R 16] Valid sleeping threads indication have bit per thread */
#define USEM_REG_SLEEP_THREADS_VALID                             0x30026c
/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */
#define USEM_REG_SLOW_EXT_STORE_EMPTY                            0x3002a0
/* [RW 16] List of free threads . There is a bit per thread. */
#define USEM_REG_THREADS_LIST                                    0x3002e4
/* [RW 3] The arbitration scheme of time_slot 0 */
#define USEM_REG_TS_0_AS                                         0x300038
/* [RW 3] The arbitration scheme of time_slot 10 */
#define USEM_REG_TS_10_AS                                        0x300060
/* [RW 3] The arbitration scheme of time_slot 11 */
#define USEM_REG_TS_11_AS                                        0x300064
/* [RW 3] The arbitration scheme of time_slot 12 */
#define USEM_REG_TS_12_AS                                        0x300068
/* [RW 3] The arbitration scheme of time_slot 13 */
#define USEM_REG_TS_13_AS                                        0x30006c
/* [RW 3] The arbitration scheme of time_slot 14 */
#define USEM_REG_TS_14_AS                                        0x300070
/* [RW 3] The arbitration scheme of time_slot 15 */
#define USEM_REG_TS_15_AS                                        0x300074
/* [RW 3] The arbitration scheme of time_slot 16 */
#define USEM_REG_TS_16_AS                                        0x300078
/* [RW 3] The arbitration scheme of time_slot 17 */
#define USEM_REG_TS_17_AS                                        0x30007c
/* [RW 3] The arbitration scheme of time_slot 18 */
#define USEM_REG_TS_18_AS                                        0x300080
/* [RW 3] The arbitration scheme of time_slot 1 */
#define USEM_REG_TS_1_AS                                         0x30003c
/* [RW 3] The arbitration scheme of time_slot 2 */
#define USEM_REG_TS_2_AS                                         0x300040
/* [RW 3] The arbitration scheme of time_slot 3 */
#define USEM_REG_TS_3_AS                                         0x300044
/* [RW 3] The arbitration scheme of time_slot 4 */
#define USEM_REG_TS_4_AS                                         0x300048
/* [RW 3] The arbitration scheme of time_slot 5 */
#define USEM_REG_TS_5_AS                                         0x30004c
/* [RW 3] The arbitration scheme of time_slot 6 */
#define USEM_REG_TS_6_AS                                         0x300050
/* [RW 3] The arbitration scheme of time_slot 7 */
#define USEM_REG_TS_7_AS                                         0x300054
/* [RW 3] The arbitration scheme of time_slot 8 */
#define USEM_REG_TS_8_AS                                         0x300058
/* [RW 3] The arbitration scheme of time_slot 9 */
#define USEM_REG_TS_9_AS                                         0x30005c
/* [RW 32] Interrupt mask register #0 read/write */
#define USEM_REG_USEM_INT_MASK_0                                 0x300110
#define USEM_REG_USEM_INT_MASK_1                                 0x300120
/* [R 32] Interrupt register #0 read */
#define USEM_REG_USEM_INT_STS_0                                  0x300104
#define USEM_REG_USEM_INT_STS_1                                  0x300114
/* [RW 32] Parity mask register #0 read/write */
#define USEM_REG_USEM_PRTY_MASK_0                                0x300130
#define USEM_REG_USEM_PRTY_MASK_1                                0x300140
/* [R 32] Parity register #0 read */
#define USEM_REG_USEM_PRTY_STS_0                                 0x300124
#define USEM_REG_USEM_PRTY_STS_1                                 0x300134
/* [RW 2] The queue index for registration on Aux1 counter flag. */
#define XCM_REG_AUX1_Q                                           0x20134
/* [RW 2] Per each decision rule the queue index to register to. */
#define XCM_REG_AUX_CNT_FLG_Q_19                                 0x201b0
/* [R 5] Used to read the XX protection CAM occupancy counter. */
#define XCM_REG_CAM_OCCUP                                        0x20244
/* [RW 1] CDU AG read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define XCM_REG_CDU_AG_RD_IFEN                                   0x20044
/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input
   are disregarded; all other signals are treated as usual; if 1 - normal
   activity. */
#define XCM_REG_CDU_AG_WR_IFEN                                   0x20040
/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is
   disregarded; valid output is deasserted; all other signals are treated as
   usual; if 1 - normal activity. */
#define XCM_REG_CDU_SM_RD_IFEN                                   0x2004c
/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid
   input is disregarded; all other signals are treated as usual; if 1 -
   normal activity. */
#define XCM_REG_CDU_SM_WR_IFEN                                   0x20048
/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 1 at start-up. */
#define XCM_REG_CFC_INIT_CRD                                     0x20404
/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_CP_WEIGHT                                        0x200dc
/* [RW 1] Input csem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_CSEM_IFEN                                        0x20028
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the csem interface. */
#define XCM_REG_CSEM_LENGTH_MIS                                  0x20228
/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_CSEM_WEIGHT                                      0x200c4
/* [RW 1] Input dorq Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_DORQ_IFEN                                        0x20030
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the dorq interface. */
#define XCM_REG_DORQ_LENGTH_MIS                                  0x20230
/* [RW 8] The Event ID in case the ErrorFlg input message bit is set. */
#define XCM_REG_ERR_EVNT_ID                                      0x200b0
/* [RW 28] The CM erroneous header for QM and Timers formatting. */
#define XCM_REG_ERR_XCM_HDR                                      0x200ac
/* [RW 8] The Event ID for Timers expiration. */
#define XCM_REG_EXPR_EVNT_ID                                     0x200b4
/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define XCM_REG_FIC0_INIT_CRD                                    0x2040c
/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 64 at start-up. */
#define XCM_REG_FIC1_INIT_CRD                                    0x20410
#define XCM_REG_GLB_DEL_ACK_MAX_CNT_0                            0x20118
#define XCM_REG_GLB_DEL_ACK_MAX_CNT_1                            0x2011c
#define XCM_REG_GLB_DEL_ACK_TMR_VAL_0                            0x20108
#define XCM_REG_GLB_DEL_ACK_TMR_VAL_1                            0x2010c
/* [RW 1] Arbitratiojn between Input Arbiter groups: 0 - fair Round-Robin; 1
   - strict priority defined by ~xcm_registers_gr_ag_pr.gr_ag_pr;
   ~xcm_registers_gr_ld0_pr.gr_ld0_pr and
   ~xcm_registers_gr_ld1_pr.gr_ld1_pr. */
#define XCM_REG_GR_ARB_TYPE                                      0x2020c
/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Channel group is the
   compliment of the other 3 groups. */
#define XCM_REG_GR_LD0_PR                                        0x20214
/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the
   highest priority is 3. It is supposed that the Channel group is the
   compliment of the other 3 groups. */
#define XCM_REG_GR_LD1_PR                                        0x20218
/* [RW 1] Input nig0 Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_NIG0_IFEN                                        0x20038
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the nig0 interface. */
#define XCM_REG_NIG0_LENGTH_MIS                                  0x20238
/* [RW 1] Input nig1 Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_NIG1_IFEN                                        0x2003c
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the nig1 interface. */
#define XCM_REG_NIG1_LENGTH_MIS                                  0x2023c
/* [RW 3] The weight of the input nig1 in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_NIG1_WEIGHT                                      0x200d8
/* [RW 5] The number of double REG-pairs; loaded from the STORM context and
   sent to STORM; for a specific connection type. The double REG-pairs are
   used in order to align to STORM context row size of 128 bits. The offset
   of these data in the STORM context is always 0. Index _i stands for the
   connection type (one of 16). */
#define XCM_REG_N_SM_CTX_LD_0                                    0x20060
#define XCM_REG_N_SM_CTX_LD_1                                    0x20064
#define XCM_REG_N_SM_CTX_LD_10                                   0x20088
#define XCM_REG_N_SM_CTX_LD_11                                   0x2008c
#define XCM_REG_N_SM_CTX_LD_12                                   0x20090
#define XCM_REG_N_SM_CTX_LD_13                                   0x20094
#define XCM_REG_N_SM_CTX_LD_14                                   0x20098
#define XCM_REG_N_SM_CTX_LD_15                                   0x2009c
#define XCM_REG_N_SM_CTX_LD_2                                    0x20068
#define XCM_REG_N_SM_CTX_LD_3                                    0x2006c
#define XCM_REG_N_SM_CTX_LD_4                                    0x20070
#define XCM_REG_N_SM_CTX_LD_5                                    0x20074
/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_PBF_IFEN                                         0x20034
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the pbf interface. */
#define XCM_REG_PBF_LENGTH_MIS                                   0x20234
/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_PBF_WEIGHT                                       0x200d0
#define XCM_REG_PHYS_QNUM3_0                                     0x20100
#define XCM_REG_PHYS_QNUM3_1                                     0x20104
/* [RW 8] The Event ID for Timers formatting in case of stop done. */
#define XCM_REG_STOP_EVNT_ID                                     0x200b8
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the STORM interface. */
#define XCM_REG_STORM_LENGTH_MIS                                 0x2021c
/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_STORM_WEIGHT                                     0x200bc
/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_STORM_XCM_IFEN                                   0x20010
/* [RW 4] Timers output initial credit. Max credit available - 15.Write
   writes the initial credit value; read returns the current value of the
   credit counter. Must be initialized to 4 at start-up. */
#define XCM_REG_TM_INIT_CRD                                      0x2041c
/* [RW 28] The CM header for Timers expiration command. */
#define XCM_REG_TM_XCM_HDR                                       0x200a8
/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_TM_XCM_IFEN                                      0x2001c
/* [RW 1] Input tsem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_TSEM_IFEN                                        0x20024
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the tsem interface. */
#define XCM_REG_TSEM_LENGTH_MIS                                  0x20224
/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_TSEM_WEIGHT                                      0x200c0
/* [RW 2] The queue index for registration on UNA greater NXT decision rule. */
#define XCM_REG_UNA_GT_NXT_Q                                     0x20120
/* [RW 1] Input usem Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_USEM_IFEN                                        0x2002c
/* [RC 1] Message length mismatch (relative to last indication) at the usem
   interface. */
#define XCM_REG_USEM_LENGTH_MIS                                  0x2022c
/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_USEM_WEIGHT                                      0x200c8
#define XCM_REG_WU_DA_CNT_CMD00                                  0x201d4
#define XCM_REG_WU_DA_CNT_CMD01                                  0x201d8
#define XCM_REG_WU_DA_CNT_CMD10                                  0x201dc
#define XCM_REG_WU_DA_CNT_CMD11                                  0x201e0
#define XCM_REG_WU_DA_CNT_UPD_VAL00                              0x201e4
#define XCM_REG_WU_DA_CNT_UPD_VAL01                              0x201e8
#define XCM_REG_WU_DA_CNT_UPD_VAL10                              0x201ec
#define XCM_REG_WU_DA_CNT_UPD_VAL11                              0x201f0
#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD00                      0x201c4
#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD01                      0x201c8
#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD10                      0x201cc
#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD11                      0x201d0
/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XCM_CFC_IFEN                                     0x20050
/* [RW 14] Interrupt mask register #0 read/write */
#define XCM_REG_XCM_INT_MASK                                     0x202b4
/* [R 14] Interrupt register #0 read */
#define XCM_REG_XCM_INT_STS                                      0x202a8
/* [R 30] Parity register #0 read */
#define XCM_REG_XCM_PRTY_STS                                     0x202b8
/* [RW 4] The size of AG context region 0 in REG-pairs. Designates the MS
   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).
   Is used to determine the number of the AG context REG-pairs written back;
   when the Reg1WbFlg isn't set. */
#define XCM_REG_XCM_REG0_SZ                                      0x200f4
/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XCM_STORM0_IFEN                                  0x20004
/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XCM_STORM1_IFEN                                  0x20008
/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is
   disregarded; acknowledge output is deasserted; all other signals are
   treated as usual; if 1 - normal activity. */
#define XCM_REG_XCM_TM_IFEN                                      0x20020
/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is
   disregarded; valid is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XCM_XQM_IFEN                                     0x2000c
/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */
#define XCM_REG_XCM_XQM_USE_Q                                    0x200f0
/* [RW 4] The value by which CFC updates the activity counter at QM bypass. */
#define XCM_REG_XQM_BYP_ACT_UPD                                  0x200fc
/* [RW 6] QM output initial credit. Max credit available - 32.Write writes
   the initial credit value; read returns the current value of the credit
   counter. Must be initialized to 32 at start-up. */
#define XCM_REG_XQM_INIT_CRD                                     0x20420
/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0
   stands for weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_XQM_P_WEIGHT                                     0x200e4
/* [RW 28] The CM header value for QM request (primary). */
#define XCM_REG_XQM_XCM_HDR_P                                    0x200a0
/* [RW 28] The CM header value for QM request (secondary). */
#define XCM_REG_XQM_XCM_HDR_S                                    0x200a4
/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XQM_XCM_IFEN                                     0x20014
/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;
   acknowledge output is deasserted; all other signals are treated as usual;
   if 1 - normal activity. */
#define XCM_REG_XSDM_IFEN                                        0x20018
/* [RC 1] Set at message length mismatch (relative to last indication) at
   the SDM interface. */
#define XCM_REG_XSDM_LENGTH_MIS                                  0x20220
/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for
   weight 8 (the most prioritised); 1 stands for weight 1(least
   prioritised); 2 stands for weight 2; tc. */
#define XCM_REG_XSDM_WEIGHT                                      0x200e0
/* [RW 17] Indirect access to the descriptor table of the XX protection
   mechanism. The fields are: [5:0] - message length; 11:6] - message
   pointer; 16:12] - next pointer. */
#define XCM_REG_XX_DESCR_TABLE                                   0x20480
#define XCM_REG_XX_DESCR_TABLE_SIZE                              32
/* [R 6] Used to read the XX protection Free counter. */
#define XCM_REG_XX_FREE                                          0x20240
/* [RW 6] Initial value for the credit counter; responsible for fulfilling
   of the Input Stage XX protection buffer by the XX protection pending
   messages. Max credit available - 3.Write writes the initial credit value;
   read returns the current value of the credit counter. Must be initialized
   to 2 at start-up. */
#define XCM_REG_XX_INIT_CRD                                      0x20424
/* [RW 6] The maximum number of pending messages; which may be stored in XX
   protection. ~xcm_registers_xx_free.xx_free read on read. */
#define XCM_REG_XX_MSG_NUM                                       0x20428
/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */
#define XCM_REG_XX_OVFL_EVNT_ID                                  0x20058
/* [RW 16] Indirect access to the XX table of the XX protection mechanism.
   The fields are:[4:0] - tail pointer; 9:5] - Link List size; 14:10] -
   header pointer. */
#define XCM_REG_XX_TABLE                                         0x20500
/* [RW 8] The event id for aggregated interrupt 0 */
#define XSDM_REG_AGG_INT_EVENT_0                                 0x166038
#define XSDM_REG_AGG_INT_EVENT_1                                 0x16603c
#define XSDM_REG_AGG_INT_EVENT_10                                0x166060
#define XSDM_REG_AGG_INT_EVENT_11                                0x166064
#define XSDM_REG_AGG_INT_EVENT_12                                0x166068
#define XSDM_REG_AGG_INT_EVENT_13                                0x16606c
#define XSDM_REG_AGG_INT_EVENT_14                                0x166070
#define XSDM_REG_AGG_INT_EVENT_15                                0x166074
#define XSDM_REG_AGG_INT_EVENT_16                                0x166078
#define XSDM_REG_AGG_INT_EVENT_17                                0x16607c
#define XSDM_REG_AGG_INT_EVENT_18                                0x166080
#define XSDM_REG_AGG_INT_EVENT_19                                0x166084
#define XSDM_REG_AGG_INT_EVENT_10                                0x166060
#define XSDM_REG_AGG_INT_EVENT_11                                0x166064
#define XSDM_REG_AGG_INT_EVENT_12                                0x166068
#define XSDM_REG_AGG_INT_EVENT_2                                 0x166040
#define XSDM_REG_AGG_INT_EVENT_20                                0x166088
#define XSDM_REG_AGG_INT_EVENT_21                                0x16608c
#define XSDM_REG_AGG_INT_EVENT_22                                0x166090
#define XSDM_REG_AGG_INT_EVENT_23                                0x166094
#define XSDM_REG_AGG_INT_EVENT_24                                0x166098
#define XSDM_REG_AGG_INT_EVENT_25                                0x16609c
#define XSDM_REG_AGG_INT_EVENT_26                                0x1660a0
#define XSDM_REG_AGG_INT_EVENT_27                                0x1660a4
#define XSDM_REG_AGG_INT_EVENT_28                                0x1660a8
#define XSDM_REG_AGG_INT_EVENT_29                                0x1660ac
#define XSDM_REG_AGG_INT_EVENT_3                                 0x166044
#define XSDM_REG_AGG_INT_EVENT_30                                0x1660b0
#define XSDM_REG_AGG_INT_EVENT_31                                0x1660b4
#define XSDM_REG_AGG_INT_EVENT_4                                 0x166048
#define XSDM_REG_AGG_INT_EVENT_5                                 0x16604c
#define XSDM_REG_AGG_INT_EVENT_6                                 0x166050
#define XSDM_REG_AGG_INT_EVENT_7                                 0x166054
#define XSDM_REG_AGG_INT_EVENT_8                                 0x166058
#define XSDM_REG_AGG_INT_EVENT_9                                 0x16605c
/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)
   or auto-mask-mode (1) */
#define XSDM_REG_AGG_INT_MODE_0                                  0x1661b8
#define XSDM_REG_AGG_INT_MODE_1                                  0x1661bc
#define XSDM_REG_AGG_INT_MODE_10                                 0x1661e0
#define XSDM_REG_AGG_INT_MODE_11                                 0x1661e4
#define XSDM_REG_AGG_INT_MODE_12                                 0x1661e8
#define XSDM_REG_AGG_INT_MODE_13                                 0x1661ec
#define XSDM_REG_AGG_INT_MODE_14                                 0x1661f0
#define XSDM_REG_AGG_INT_MODE_15                                 0x1661f4
#define XSDM_REG_AGG_INT_MODE_16                                 0x1661f8
#define XSDM_REG_AGG_INT_MODE_17                                 0x1661fc
#define XSDM_REG_AGG_INT_MODE_18                                 0x166200
#define XSDM_REG_AGG_INT_MODE_19                                 0x166204
/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */
#define XSDM_REG_CFC_RSP_START_ADDR                              0x166008
/* [RW 16] The maximum value of the competion counter #0 */
#define XSDM_REG_CMP_COUNTER_MAX0                                0x16601c
/* [RW 16] The maximum value of the competion counter #1 */
#define XSDM_REG_CMP_COUNTER_MAX1                                0x166020
/* [RW 16] The maximum value of the competion counter #2 */
#define XSDM_REG_CMP_COUNTER_MAX2                                0x166024
/* [RW 16] The maximum value of the competion counter #3 */
#define XSDM_REG_CMP_COUNTER_MAX3                                0x166028
/* [RW 13] The start address in the internal RAM for the completion
   counters. */
#define XSDM_REG_CMP_COUNTER_START_ADDR                          0x16600c
#define XSDM_REG_ENABLE_IN1                                      0x166238
#define XSDM_REG_ENABLE_IN2                                      0x16623c
#define XSDM_REG_ENABLE_OUT1                                     0x166240
#define XSDM_REG_ENABLE_OUT2                                     0x166244
/* [RW 4] The initial number of messages that can be sent to the pxp control
   interface without receiving any ACK. */
#define XSDM_REG_INIT_CREDIT_PXP_CTRL                            0x1664bc
/* [ST 32] The number of ACK after placement messages received */
#define XSDM_REG_NUM_OF_ACK_AFTER_PLACE                          0x16627c
/* [ST 32] The number of packet end messages received from the parser */
#define XSDM_REG_NUM_OF_PKT_END_MSG                              0x166274
/* [ST 32] The number of requests received from the pxp async if */
#define XSDM_REG_NUM_OF_PXP_ASYNC_REQ                            0x166278
/* [ST 32] The number of commands received in queue 0 */
#define XSDM_REG_NUM_OF_Q0_CMD                                   0x166248
/* [ST 32] The number of commands received in queue 10 */
#define XSDM_REG_NUM_OF_Q10_CMD                                  0x16626c
/* [ST 32] The number of commands received in queue 11 */
#define XSDM_REG_NUM_OF_Q11_CMD                                  0x166270
/* [ST 32] The number of commands received in queue 1 */
#define XSDM_REG_NUM_OF_Q1_CMD                                   0x16624c
/* [ST 32] The number of commands received in queue 3 */
#define XSDM_REG_NUM_OF_Q3_CMD                                   0x166250
/* [ST 32] The number of commands received in queue 4 */
#define XSDM_REG_NUM_OF_Q4_CMD                                   0x166254
/* [ST 32] The number of commands received in queue 5 */
#define XSDM_REG_NUM_OF_Q5_CMD                                   0x166258
/* [ST 32] The number of commands received in queue 6 */
#define XSDM_REG_NUM_OF_Q6_CMD                                   0x16625c
/* [ST 32] The number of commands received in queue 7 */
#define XSDM_REG_NUM_OF_Q7_CMD                                   0x166260
/* [ST 32] The number of commands received in queue 8 */
#define XSDM_REG_NUM_OF_Q8_CMD                                   0x166264
/* [ST 32] The number of commands received in queue 9 */
#define XSDM_REG_NUM_OF_Q9_CMD                                   0x166268
/* [RW 13] The start address in the internal RAM for queue counters */
#define XSDM_REG_Q_COUNTER_START_ADDR                            0x166010
/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */
#define XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY                        0x166548
/* [R 1] parser fifo empty in sdm_sync block */
#define XSDM_REG_SYNC_PARSER_EMPTY                               0x166550
/* [R 1] parser serial fifo empty in sdm_sync block */
#define XSDM_REG_SYNC_SYNC_EMPTY                                 0x166558
/* [RW 32] Tick for timer counter. Applicable only when
   ~xsdm_registers_timer_tick_enable.timer_tick_enable =1 */
#define XSDM_REG_TIMER_TICK                                      0x166000
/* [RW 32] Interrupt mask register #0 read/write */
#define XSDM_REG_XSDM_INT_MASK_0                                 0x16629c
#define XSDM_REG_XSDM_INT_MASK_1                                 0x1662ac
/* [R 32] Interrupt register #0 read */
#define XSDM_REG_XSDM_INT_STS_0                                  0x166290
#define XSDM_REG_XSDM_INT_STS_1                                  0x1662a0
/* [RW 11] Parity mask register #0 read/write */
#define XSDM_REG_XSDM_PRTY_MASK                                  0x1662bc
/* [R 11] Parity register #0 read */
#define XSDM_REG_XSDM_PRTY_STS                                   0x1662b0
/* [RW 5] The number of time_slots in the arbitration cycle */
#define XSEM_REG_ARB_CYCLE_SIZE                                  0x280034
/* [RW 3] The source that is associated with arbitration element 0. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2 */
#define XSEM_REG_ARB_ELEMENT0                                    0x280020
/* [RW 3] The source that is associated with arbitration element 1. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~xsem_registers_arb_element0.arb_element0 */
#define XSEM_REG_ARB_ELEMENT1                                    0x280024
/* [RW 3] The source that is associated with arbitration element 2. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~xsem_registers_arb_element0.arb_element0
   and ~xsem_registers_arb_element1.arb_element1 */
#define XSEM_REG_ARB_ELEMENT2                                    0x280028
/* [RW 3] The source that is associated with arbitration element 3. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could
   not be equal to register ~xsem_registers_arb_element0.arb_element0 and
   ~xsem_registers_arb_element1.arb_element1 and
   ~xsem_registers_arb_element2.arb_element2 */
#define XSEM_REG_ARB_ELEMENT3                                    0x28002c
/* [RW 3] The source that is associated with arbitration element 4. Source
   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-
   sleeping thread with priority 1; 4- sleeping thread with priority 2.
   Could not be equal to register ~xsem_registers_arb_element0.arb_element0
   and ~xsem_registers_arb_element1.arb_element1 and
   ~xsem_registers_arb_element2.arb_element2 and
   ~xsem_registers_arb_element3.arb_element3 */
#define XSEM_REG_ARB_ELEMENT4                                    0x280030
#define XSEM_REG_ENABLE_IN                                       0x2800a4
#define XSEM_REG_ENABLE_OUT                                      0x2800a8
/* [RW 32] This address space contains all registers and memories that are
   placed in SEM_FAST block. The SEM_FAST registers are described in
   appendix B. In order to access the sem_fast registers the base address
   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */
#define XSEM_REG_FAST_MEMORY                                     0x2a0000
/* [RW 1] Disables input messages from FIC0 May be updated during run_time
   by the microcode */
#define XSEM_REG_FIC0_DISABLE                                    0x280224
/* [RW 1] Disables input messages from FIC1 May be updated during run_time
   by the microcode */
#define XSEM_REG_FIC1_DISABLE                                    0x280234
/* [RW 15] Interrupt table Read and write access to it is not possible in
   the middle of the work */
#define XSEM_REG_INT_TABLE                                       0x280400
/* [ST 24] Statistics register. The number of messages that entered through
   FIC0 */
#define XSEM_REG_MSG_NUM_FIC0                                    0x280000
/* [ST 24] Statistics register. The number of messages that entered through
   FIC1 */
#define XSEM_REG_MSG_NUM_FIC1                                    0x280004
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC0 */
#define XSEM_REG_MSG_NUM_FOC0                                    0x280008
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC1 */
#define XSEM_REG_MSG_NUM_FOC1                                    0x28000c
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC2 */
#define XSEM_REG_MSG_NUM_FOC2                                    0x280010
/* [ST 24] Statistics register. The number of messages that were sent to
   FOC3 */
#define XSEM_REG_MSG_NUM_FOC3                                    0x280014
/* [RW 1] Disables input messages from the passive buffer May be updated
   during run_time by the microcode */
#define XSEM_REG_PAS_DISABLE                                     0x28024c
/* [WB 128] Debug only. Passive buffer memory */
#define XSEM_REG_PASSIVE_BUFFER                                  0x282000
/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */
#define XSEM_REG_PRAM                                            0x2c0000
/* [R 16] Valid sleeping threads indication have bit per thread */
#define XSEM_REG_SLEEP_THREADS_VALID                             0x28026c
/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */
#define XSEM_REG_SLOW_EXT_STORE_EMPTY                            0x2802a0
/* [RW 16] List of free threads . There is a bit per thread. */
#define XSEM_REG_THREADS_LIST                                    0x2802e4
/* [RW 3] The arbitration scheme of time_slot 0 */
#define XSEM_REG_TS_0_AS                                         0x280038
/* [RW 3] The arbitration scheme of time_slot 10 */
#define XSEM_REG_TS_10_AS                                        0x280060
/* [RW 3] The arbitration scheme of time_slot 11 */
#define XSEM_REG_TS_11_AS                                        0x280064
/* [RW 3] The arbitration scheme of time_slot 12 */
#define XSEM_REG_TS_12_AS                                        0x280068
/* [RW 3] The arbitration scheme of time_slot 13 */
#define XSEM_REG_TS_13_AS                                        0x28006c
/* [RW 3] The arbitration scheme of time_slot 14 */
#define XSEM_REG_TS_14_AS                                        0x280070
/* [RW 3] The arbitration scheme of time_slot 15 */
#define XSEM_REG_TS_15_AS                                        0x280074
/* [RW 3] The arbitration scheme of time_slot 16 */
#define XSEM_REG_TS_16_AS                                        0x280078
/* [RW 3] The arbitration scheme of time_slot 17 */
#define XSEM_REG_TS_17_AS                                        0x28007c
/* [RW 3] The arbitration scheme of time_slot 18 */
#define XSEM_REG_TS_18_AS                                        0x280080
/* [RW 3] The arbitration scheme of time_slot 1 */
#define XSEM_REG_TS_1_AS                                         0x28003c
/* [RW 3] The arbitration scheme of time_slot 2 */
#define XSEM_REG_TS_2_AS                                         0x280040
/* [RW 3] The arbitration scheme of time_slot 3 */
#define XSEM_REG_TS_3_AS                                         0x280044
/* [RW 3] The arbitration scheme of time_slot 4 */
#define XSEM_REG_TS_4_AS                                         0x280048
/* [RW 3] The arbitration scheme of time_slot 5 */
#define XSEM_REG_TS_5_AS                                         0x28004c
/* [RW 3] The arbitration scheme of time_slot 6 */
#define XSEM_REG_TS_6_AS                                         0x280050
/* [RW 3] The arbitration scheme of time_slot 7 */
#define XSEM_REG_TS_7_AS                                         0x280054
/* [RW 3] The arbitration scheme of time_slot 8 */
#define XSEM_REG_TS_8_AS                                         0x280058
/* [RW 3] The arbitration scheme of time_slot 9 */
#define XSEM_REG_TS_9_AS                                         0x28005c
/* [RW 32] Interrupt mask register #0 read/write */
#define XSEM_REG_XSEM_INT_MASK_0                                 0x280110
#define XSEM_REG_XSEM_INT_MASK_1                                 0x280120
/* [R 32] Interrupt register #0 read */
#define XSEM_REG_XSEM_INT_STS_0                                  0x280104
#define XSEM_REG_XSEM_INT_STS_1                                  0x280114
/* [RW 32] Parity mask register #0 read/write */
#define XSEM_REG_XSEM_PRTY_MASK_0                                0x280130
#define XSEM_REG_XSEM_PRTY_MASK_1                                0x280140
/* [R 32] Parity register #0 read */
#define XSEM_REG_XSEM_PRTY_STS_0                                 0x280124
#define XSEM_REG_XSEM_PRTY_STS_1                                 0x280134
#define MCPR_NVM_ACCESS_ENABLE_EN                                (1L<<0)
#define MCPR_NVM_ACCESS_ENABLE_WR_EN                             (1L<<1)
#define MCPR_NVM_ADDR_NVM_ADDR_VALUE                             (0xffffffL<<0)
#define MCPR_NVM_CFG4_FLASH_SIZE                                 (0x7L<<0)
#define MCPR_NVM_COMMAND_DOIT                                    (1L<<4)
#define MCPR_NVM_COMMAND_DONE                                    (1L<<3)
#define MCPR_NVM_COMMAND_FIRST                                   (1L<<7)
#define MCPR_NVM_COMMAND_LAST                                    (1L<<8)
#define MCPR_NVM_COMMAND_WR                                      (1L<<5)
#define MCPR_NVM_COMMAND_WREN                                    (1L<<16)
#define MCPR_NVM_COMMAND_WREN_BITSHIFT                           16
#define MCPR_NVM_COMMAND_WRDI                                    (1L<<17)
#define MCPR_NVM_COMMAND_WRDI_BITSHIFT                           17
#define MCPR_NVM_SW_ARB_ARB_ARB1                                 (1L<<9)
#define MCPR_NVM_SW_ARB_ARB_REQ_CLR1                             (1L<<5)
#define MCPR_NVM_SW_ARB_ARB_REQ_SET1                             (1L<<1)
#define BIGMAC_REGISTER_BMAC_CONTROL                             (0x00<<3)
#define BIGMAC_REGISTER_BMAC_XGXS_CONTROL                        (0x01<<3)
#define BIGMAC_REGISTER_CNT_MAX_SIZE                             (0x05<<3)
#define BIGMAC_REGISTER_RX_CONTROL                               (0x21<<3)
#define BIGMAC_REGISTER_RX_LLFC_MSG_FLDS                         (0x46<<3)
#define BIGMAC_REGISTER_RX_MAX_SIZE                              (0x23<<3)
#define BIGMAC_REGISTER_RX_STAT_GR64                             (0x26<<3)
#define BIGMAC_REGISTER_RX_STAT_GRIPJ                            (0x42<<3)
#define BIGMAC_REGISTER_TX_CONTROL                               (0x07<<3)
#define BIGMAC_REGISTER_TX_MAX_SIZE                              (0x09<<3)
#define BIGMAC_REGISTER_TX_PAUSE_THRESHOLD                       (0x0A<<3)
#define BIGMAC_REGISTER_TX_SOURCE_ADDR                           (0x08<<3)
#define BIGMAC_REGISTER_TX_STAT_GTBYT                            (0x20<<3)
#define BIGMAC_REGISTER_TX_STAT_GTPKT                            (0x0C<<3)
#define EMAC_LED_1000MB_OVERRIDE                                 (1L<<1)
#define EMAC_LED_100MB_OVERRIDE                                  (1L<<2)
#define EMAC_LED_10MB_OVERRIDE                                   (1L<<3)
#define EMAC_LED_2500MB_OVERRIDE                                 (1L<<12)
#define EMAC_LED_OVERRIDE                                        (1L<<0)
#define EMAC_LED_TRAFFIC                                         (1L<<6)
#define EMAC_MDIO_COMM_COMMAND_ADDRESS                           (0L<<26)
#define EMAC_MDIO_COMM_COMMAND_READ_45                           (3L<<26)
#define EMAC_MDIO_COMM_COMMAND_WRITE_45                          (1L<<26)
#define EMAC_MDIO_COMM_DATA                                      (0xffffL<<0)
#define EMAC_MDIO_COMM_START_BUSY                                (1L<<29)
#define EMAC_MDIO_MODE_AUTO_POLL                                 (1L<<4)
#define EMAC_MDIO_MODE_CLAUSE_45                                 (1L<<31)
#define EMAC_MDIO_MODE_CLOCK_CNT                                 (0x3fL<<16)
#define EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT                        16
#define EMAC_MODE_25G_MODE                                       (1L<<5)
#define EMAC_MODE_HALF_DUPLEX                                    (1L<<1)
#define EMAC_MODE_PORT_GMII                                      (2L<<2)
#define EMAC_MODE_PORT_MII                                       (1L<<2)
#define EMAC_MODE_PORT_MII_10M                                   (3L<<2)
#define EMAC_MODE_RESET                                          (1L<<0)
#define EMAC_REG_EMAC_LED                                        0xc
#define EMAC_REG_EMAC_MAC_MATCH                                  0x10
#define EMAC_REG_EMAC_MDIO_COMM                                  0xac
#define EMAC_REG_EMAC_MDIO_MODE                                  0xb4
#define EMAC_REG_EMAC_MODE                                       0x0
#define EMAC_REG_EMAC_RX_MODE                                    0xc8
#define EMAC_REG_EMAC_RX_MTU_SIZE                                0x9c
#define EMAC_REG_EMAC_RX_STAT_AC                                 0x180
#define EMAC_REG_EMAC_RX_STAT_AC_28                              0x1f4
#define EMAC_REG_EMAC_RX_STAT_AC_COUNT                           23
#define EMAC_REG_EMAC_TX_MODE                                    0xbc
#define EMAC_REG_EMAC_TX_STAT_AC                                 0x280
#define EMAC_REG_EMAC_TX_STAT_AC_COUNT                           22
#define EMAC_RX_MODE_FLOW_EN                                     (1L<<2)
#define EMAC_RX_MODE_KEEP_VLAN_TAG                               (1L<<10)
#define EMAC_RX_MODE_PROMISCUOUS                                 (1L<<8)
#define EMAC_RX_MTU_SIZE_JUMBO_ENA                               (1L<<31)
#define EMAC_TX_MODE_EXT_PAUSE_EN                                (1L<<3)
#define EMAC_TX_MODE_FLOW_EN                                     (1L<<4)
#define MISC_REGISTERS_GPIO_0                                    0
#define MISC_REGISTERS_GPIO_1                                    1
#define MISC_REGISTERS_GPIO_2                                    2
#define MISC_REGISTERS_GPIO_3                                    3
#define MISC_REGISTERS_GPIO_CLR_POS                              16
#define MISC_REGISTERS_GPIO_FLOAT                                (0xffL<<24)
#define MISC_REGISTERS_GPIO_FLOAT_POS                            24
#define MISC_REGISTERS_GPIO_HIGH                                 1
#define MISC_REGISTERS_GPIO_INPUT_HI_Z                           2
#define MISC_REGISTERS_GPIO_LOW                                  0
#define MISC_REGISTERS_GPIO_OUTPUT_HIGH                          1
#define MISC_REGISTERS_GPIO_OUTPUT_LOW                           0
#define MISC_REGISTERS_GPIO_PORT_SHIFT                           4
#define MISC_REGISTERS_GPIO_SET_POS                              8
#define MISC_REGISTERS_RESET_REG_1_CLEAR                         0x588
#define MISC_REGISTERS_RESET_REG_1_RST_NIG                       (0x1<<7)
#define MISC_REGISTERS_RESET_REG_1_SET                           0x584
#define MISC_REGISTERS_RESET_REG_2_CLEAR                         0x598
#define MISC_REGISTERS_RESET_REG_2_RST_BMAC0                     (0x1<<0)
#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE           (0x1<<14)
#define MISC_REGISTERS_RESET_REG_2_SET                           0x594
#define MISC_REGISTERS_RESET_REG_3_CLEAR                         0x5a8
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ     (0x1<<1)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN   (0x1<<2)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD (0x1<<3)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW  (0x1<<0)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ       (0x1<<5)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN     (0x1<<6)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD  (0x1<<7)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW    (0x1<<4)
#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB (0x1<<8)
#define MISC_REGISTERS_RESET_REG_3_SET                           0x5a4
#define MISC_REGISTERS_SPIO_4                                    4
#define MISC_REGISTERS_SPIO_5                                    5
#define MISC_REGISTERS_SPIO_7                                    7
#define MISC_REGISTERS_SPIO_CLR_POS                              16
#define MISC_REGISTERS_SPIO_FLOAT                                (0xffL<<24)
#define GRC_MISC_REGISTERS_SPIO_FLOAT7                           0x80000000
#define GRC_MISC_REGISTERS_SPIO_FLOAT6                           0x40000000
#define GRC_MISC_REGISTERS_SPIO_FLOAT5                           0x20000000
#define GRC_MISC_REGISTERS_SPIO_FLOAT4                           0x10000000
#define MISC_REGISTERS_SPIO_FLOAT_POS                            24
#define MISC_REGISTERS_SPIO_INPUT_HI_Z                           2
#define MISC_REGISTERS_SPIO_INT_OLD_SET_POS                      16
#define MISC_REGISTERS_SPIO_OUTPUT_HIGH                          1
#define MISC_REGISTERS_SPIO_OUTPUT_LOW                           0
#define MISC_REGISTERS_SPIO_SET_POS                              8
#define HW_LOCK_MAX_RESOURCE_VALUE                               31
#define HW_LOCK_RESOURCE_8072_MDIO                               0
#define HW_LOCK_RESOURCE_GPIO                                    1
#define HW_LOCK_RESOURCE_PORT0_ATT_MASK                          3
#define HW_LOCK_RESOURCE_SPIO                                    2
#define HW_LOCK_RESOURCE_UNDI                                    5
#define AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR                 (1<<18)
#define AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT                 (1<<31)
#define AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT                 (1<<9)
#define AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR                 (1<<8)
#define AEU_INPUTS_ATTN_BITS_CFC_HW_INTERRUPT                 (1<<7)
#define AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR                 (1<<6)
#define AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT                (1<<29)
#define AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR                (1<<28)
#define AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT               (1<<1)
#define AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR               (1<<0)
#define AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR               (1<<18)
#define AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT                (1<<11)
#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_HW_INTERRUPT           (1<<13)
#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR           (1<<12)
#define AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR                 (1<<12)
#define AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT                (1<<15)
#define AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR                (1<<14)
#define AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR              (1<<20)
#define AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR            (1<<0)
#define AEU_INPUTS_ATTN_BITS_PBF_HW_INTERRUPT                 (1<<31)
#define AEU_INPUTS_ATTN_BITS_PXP_HW_INTERRUPT                 (1<<3)
#define AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR                 (1<<2)
#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT   (1<<5)
#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR   (1<<4)
#define AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT                  (1<<3)
#define AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR                  (1<<2)
#define AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR            (1<<22)
#define AEU_INPUTS_ATTN_BITS_SPIO5                            (1<<15)
#define AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT                 (1<<27)
#define AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT              (1<<5)
#define AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT                (1<<25)
#define AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR                (1<<24)
#define AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT               (1<<29)
#define AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR               (1<<28)
#define AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT                 (1<<23)
#define AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT                 (1<<27)
#define AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR                 (1<<26)
#define AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT                (1<<21)
#define AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR                (1<<20)
#define AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT               (1<<25)
#define AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR               (1<<24)
#define AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR       (1<<16)
#define AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT                 (1<<9)
#define AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT                (1<<7)
#define AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR                (1<<6)
#define AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT               (1<<11)
#define AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR               (1<<10)
#define RESERVED_GENERAL_ATTENTION_BIT_0        0

#define EVEREST_GEN_ATTN_IN_USE_MASK            0x3ffe0
#define EVEREST_LATCHED_ATTN_IN_USE_MASK        0xffe00000

#define RESERVED_GENERAL_ATTENTION_BIT_6        6
#define RESERVED_GENERAL_ATTENTION_BIT_7        7
#define RESERVED_GENERAL_ATTENTION_BIT_8        8
#define RESERVED_GENERAL_ATTENTION_BIT_9        9
#define RESERVED_GENERAL_ATTENTION_BIT_10       10
#define RESERVED_GENERAL_ATTENTION_BIT_11       11
#define RESERVED_GENERAL_ATTENTION_BIT_12       12
#define RESERVED_GENERAL_ATTENTION_BIT_13       13
#define RESERVED_GENERAL_ATTENTION_BIT_14       14
#define RESERVED_GENERAL_ATTENTION_BIT_15       15
#define RESERVED_GENERAL_ATTENTION_BIT_16       16
#define RESERVED_GENERAL_ATTENTION_BIT_17       17
#define RESERVED_GENERAL_ATTENTION_BIT_18       18
#define RESERVED_GENERAL_ATTENTION_BIT_19       19
#define RESERVED_GENERAL_ATTENTION_BIT_20       20
#define RESERVED_GENERAL_ATTENTION_BIT_21       21

/* storm asserts attention bits */
#define TSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_7
#define USTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_8
#define CSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_9
#define XSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_10

/* mcp error attention bit */
#define MCP_FATAL_ASSERT_ATTENTION_BIT        RESERVED_GENERAL_ATTENTION_BIT_11

/*E1H NIG status sync attention mapped to group 4-7*/
#define LINK_SYNC_ATTENTION_BIT_FUNC_0      RESERVED_GENERAL_ATTENTION_BIT_12
#define LINK_SYNC_ATTENTION_BIT_FUNC_1      RESERVED_GENERAL_ATTENTION_BIT_13
#define LINK_SYNC_ATTENTION_BIT_FUNC_2      RESERVED_GENERAL_ATTENTION_BIT_14
#define LINK_SYNC_ATTENTION_BIT_FUNC_3      RESERVED_GENERAL_ATTENTION_BIT_15
#define LINK_SYNC_ATTENTION_BIT_FUNC_4      RESERVED_GENERAL_ATTENTION_BIT_16
#define LINK_SYNC_ATTENTION_BIT_FUNC_5      RESERVED_GENERAL_ATTENTION_BIT_17
#define LINK_SYNC_ATTENTION_BIT_FUNC_6      RESERVED_GENERAL_ATTENTION_BIT_18
#define LINK_SYNC_ATTENTION_BIT_FUNC_7      RESERVED_GENERAL_ATTENTION_BIT_19


#define LATCHED_ATTN_RBCR                       23
#define LATCHED_ATTN_RBCT                       24
#define LATCHED_ATTN_RBCN                       25
#define LATCHED_ATTN_RBCU                       26
#define LATCHED_ATTN_RBCP                       27
#define LATCHED_ATTN_TIMEOUT_GRC                28
#define LATCHED_ATTN_RSVD_GRC                   29
#define LATCHED_ATTN_ROM_PARITY_MCP             30
#define LATCHED_ATTN_UM_RX_PARITY_MCP           31
#define LATCHED_ATTN_UM_TX_PARITY_MCP           32
#define LATCHED_ATTN_SCPAD_PARITY_MCP           33

#define GENERAL_ATTEN_WORD(atten_name)         ((94 + atten_name) / 32)
#define GENERAL_ATTEN_OFFSET(atten_name)       (1 << ((94 + atten_name) % 32))
/*
 * This file defines GRC base address for every block.
 * This file is included by chipsim, asm microcode and cpp microcode.
 * These values are used in Design.xml on regBase attribute
 * Use the base with the generated offsets of specific registers.
 */

#define GRCBASE_PXPCS           0x000000
#define GRCBASE_PCICONFIG       0x002000
#define GRCBASE_PCIREG          0x002400
#define GRCBASE_EMAC0           0x008000
#define GRCBASE_EMAC1           0x008400
#define GRCBASE_DBU             0x008800
#define GRCBASE_MISC            0x00A000
#define GRCBASE_DBG             0x00C000
#define GRCBASE_NIG             0x010000
#define GRCBASE_XCM             0x020000
#define GRCBASE_PRS             0x040000
#define GRCBASE_SRCH            0x040400
#define GRCBASE_TSDM            0x042000
#define GRCBASE_TCM             0x050000
#define GRCBASE_BRB1            0x060000
#define GRCBASE_MCP             0x080000
#define GRCBASE_UPB             0x0C1000
#define GRCBASE_CSDM            0x0C2000
#define GRCBASE_USDM            0x0C4000
#define GRCBASE_CCM             0x0D0000
#define GRCBASE_UCM             0x0E0000
#define GRCBASE_CDU             0x101000
#define GRCBASE_DMAE            0x102000
#define GRCBASE_PXP             0x103000
#define GRCBASE_CFC             0x104000
#define GRCBASE_HC              0x108000
#define GRCBASE_PXP2            0x120000
#define GRCBASE_PBF             0x140000
#define GRCBASE_XPB             0x161000
#define GRCBASE_TIMERS          0x164000
#define GRCBASE_XSDM            0x166000
#define GRCBASE_QM              0x168000
#define GRCBASE_DQ              0x170000
#define GRCBASE_TSEM            0x180000
#define GRCBASE_CSEM            0x200000
#define GRCBASE_XSEM            0x280000
#define GRCBASE_USEM            0x300000
#define GRCBASE_MISC_AEU        GRCBASE_MISC


/* offset of configuration space in the pci core register */
#define PCICFG_OFFSET                                   0x2000
#define PCICFG_VENDOR_ID_OFFSET                         0x00
#define PCICFG_DEVICE_ID_OFFSET                         0x02
#define PCICFG_COMMAND_OFFSET                           0x04
#define PCICFG_COMMAND_IO_SPACE                 (1<<0)
#define PCICFG_COMMAND_MEM_SPACE                (1<<1)
#define PCICFG_COMMAND_BUS_MASTER               (1<<2)
#define PCICFG_COMMAND_SPECIAL_CYCLES           (1<<3)
#define PCICFG_COMMAND_MWI_CYCLES               (1<<4)
#define PCICFG_COMMAND_VGA_SNOOP                (1<<5)
#define PCICFG_COMMAND_PERR_ENA                 (1<<6)
#define PCICFG_COMMAND_STEPPING                 (1<<7)
#define PCICFG_COMMAND_SERR_ENA                 (1<<8)
#define PCICFG_COMMAND_FAST_B2B                 (1<<9)
#define PCICFG_COMMAND_INT_DISABLE              (1<<10)
#define PCICFG_COMMAND_RESERVED                 (0x1f<<11)
#define PCICFG_STATUS_OFFSET                            0x06
#define PCICFG_REVESION_ID                              0x08
#define PCICFG_CACHE_LINE_SIZE                          0x0c
#define PCICFG_LATENCY_TIMER                            0x0d
#define PCICFG_BAR_1_LOW                                0x10
#define PCICFG_BAR_1_HIGH                               0x14
#define PCICFG_BAR_2_LOW                                0x18
#define PCICFG_BAR_2_HIGH                               0x1c
#define PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET               0x2c
#define PCICFG_SUBSYSTEM_ID_OFFSET                      0x2e
#define PCICFG_INT_LINE                                 0x3c
#define PCICFG_INT_PIN                                  0x3d
#define PCICFG_PM_CAPABILITY                            0x48
#define PCICFG_PM_CAPABILITY_VERSION            (0x3<<16)
#define PCICFG_PM_CAPABILITY_CLOCK              (1<<19)
#define PCICFG_PM_CAPABILITY_RESERVED           (1<<20)
#define PCICFG_PM_CAPABILITY_DSI                (1<<21)
#define PCICFG_PM_CAPABILITY_AUX_CURRENT        (0x7<<22)
#define PCICFG_PM_CAPABILITY_D1_SUPPORT         (1<<25)
#define PCICFG_PM_CAPABILITY_D2_SUPPORT         (1<<26)
#define PCICFG_PM_CAPABILITY_PME_IN_D0          (1<<27)
#define PCICFG_PM_CAPABILITY_PME_IN_D1          (1<<28)
#define PCICFG_PM_CAPABILITY_PME_IN_D2          (1<<29)
#define PCICFG_PM_CAPABILITY_PME_IN_D3_HOT      (1<<30)
#define PCICFG_PM_CAPABILITY_PME_IN_D3_COLD     (1<<31)
#define PCICFG_PM_CSR_OFFSET                            0x4c
#define PCICFG_PM_CSR_STATE                     (0x3<<0)
#define PCICFG_PM_CSR_PME_ENABLE                (1<<8)
#define PCICFG_PM_CSR_PME_STATUS                (1<<15)
#define PCICFG_GRC_ADDRESS                              0x78
#define PCICFG_GRC_DATA                                 0x80
#define PCICFG_DEVICE_CONTROL                           0xb4
#define PCICFG_LINK_CONTROL                             0xbc


#define BAR_USTRORM_INTMEM                              0x400000
#define BAR_CSTRORM_INTMEM                              0x410000
#define BAR_XSTRORM_INTMEM                              0x420000
#define BAR_TSTRORM_INTMEM                              0x430000

/* for accessing the IGU in case of status block ACK */
#define BAR_IGU_INTMEM                                  0x440000

#define BAR_DOORBELL_OFFSET                             0x800000

#define BAR_ME_REGISTER                                 0x450000

/* config_2 offset */
#define GRC_CONFIG_2_SIZE_REG                           0x408
#define PCI_CONFIG_2_BAR1_SIZE                  (0xfL<<0)
#define PCI_CONFIG_2_BAR1_SIZE_DISABLED         (0L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_64K              (1L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_128K             (2L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_256K             (3L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_512K             (4L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_1M               (5L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_2M               (6L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_4M               (7L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_8M               (8L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_16M              (9L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_32M              (10L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_64M              (11L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_128M             (12L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_256M             (13L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_512M             (14L<<0)
#define PCI_CONFIG_2_BAR1_SIZE_1G               (15L<<0)
#define PCI_CONFIG_2_BAR1_64ENA                 (1L<<4)
#define PCI_CONFIG_2_EXP_ROM_RETRY              (1L<<5)
#define PCI_CONFIG_2_CFG_CYCLE_RETRY            (1L<<6)
#define PCI_CONFIG_2_FIRST_CFG_DONE             (1L<<7)
#define PCI_CONFIG_2_EXP_ROM_SIZE               (0xffL<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED      (0L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_2K            (1L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_4K            (2L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_8K            (3L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_16K           (4L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_32K           (5L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_64K           (6L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_128K          (7L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_256K          (8L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_512K          (9L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_1M            (10L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_2M            (11L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_4M            (12L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_8M            (13L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_16M           (14L<<8)
#define PCI_CONFIG_2_EXP_ROM_SIZE_32M           (15L<<8)
#define PCI_CONFIG_2_BAR_PREFETCH               (1L<<16)
#define PCI_CONFIG_2_RESERVED0                  (0x7fffL<<17)

/* config_3 offset */
#define GRC_CONFIG_3_SIZE_REG                           0x40c
#define PCI_CONFIG_3_STICKY_BYTE                (0xffL<<0)
#define PCI_CONFIG_3_FORCE_PME                  (1L<<24)
#define PCI_CONFIG_3_PME_STATUS                 (1L<<25)
#define PCI_CONFIG_3_PME_ENABLE                 (1L<<26)
#define PCI_CONFIG_3_PM_STATE                   (0x3L<<27)
#define PCI_CONFIG_3_VAUX_PRESET                (1L<<30)
#define PCI_CONFIG_3_PCI_POWER                  (1L<<31)

#define GRC_BAR2_CONFIG                                 0x4e0
#define PCI_CONFIG_2_BAR2_SIZE                  (0xfL<<0)
#define PCI_CONFIG_2_BAR2_SIZE_DISABLED         (0L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_64K              (1L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_128K             (2L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_256K             (3L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_512K             (4L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_1M               (5L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_2M               (6L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_4M               (7L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_8M               (8L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_16M              (9L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_32M              (10L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_64M              (11L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_128M             (12L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_256M             (13L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_512M             (14L<<0)
#define PCI_CONFIG_2_BAR2_SIZE_1G               (15L<<0)
#define PCI_CONFIG_2_BAR2_64ENA                 (1L<<4)

#define PCI_PM_DATA_A                                   0x410
#define PCI_PM_DATA_B                                   0x414
#define PCI_ID_VAL1                                     0x434
#define PCI_ID_VAL2                                     0x438


#define MDIO_REG_BANK_CL73_IEEEB0                       0x0
#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL                0x0
#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN     0x0200
#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN          0x1000
#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_MAIN_RST       0x8000

#define MDIO_REG_BANK_CL73_IEEEB1                       0x10
#define MDIO_CL73_IEEEB1_AN_ADV2                                0x01
#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M             0x0000
#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX          0x0020
#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4           0x0040
#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR            0x0080

#define MDIO_REG_BANK_RX0                               0x80b0
#define MDIO_RX0_RX_EQ_BOOST                            0x1c
#define MDIO_RX0_RX_EQ_BOOST_EQUALIZER_CTRL_MASK        0x7
#define MDIO_RX0_RX_EQ_BOOST_OFFSET_CTRL                0x10

#define MDIO_REG_BANK_RX1                               0x80c0
#define MDIO_RX1_RX_EQ_BOOST                            0x1c
#define MDIO_RX1_RX_EQ_BOOST_EQUALIZER_CTRL_MASK        0x7
#define MDIO_RX1_RX_EQ_BOOST_OFFSET_CTRL                0x10

#define MDIO_REG_BANK_RX2                               0x80d0
#define MDIO_RX2_RX_EQ_BOOST                            0x1c
#define MDIO_RX2_RX_EQ_BOOST_EQUALIZER_CTRL_MASK        0x7
#define MDIO_RX2_RX_EQ_BOOST_OFFSET_CTRL                0x10

#define MDIO_REG_BANK_RX3                               0x80e0
#define MDIO_RX3_RX_EQ_BOOST                            0x1c
#define MDIO_RX3_RX_EQ_BOOST_EQUALIZER_CTRL_MASK        0x7
#define MDIO_RX3_RX_EQ_BOOST_OFFSET_CTRL                0x10

#define MDIO_REG_BANK_RX_ALL                            0x80f0
#define MDIO_RX_ALL_RX_EQ_BOOST                         0x1c
#define MDIO_RX_ALL_RX_EQ_BOOST_EQUALIZER_CTRL_MASK     0x7
#define MDIO_RX_ALL_RX_EQ_BOOST_OFFSET_CTRL     0x10

#define MDIO_REG_BANK_TX0                               0x8060
#define MDIO_TX0_TX_DRIVER                              0x17
#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK             0xf000
#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT            12
#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK                 0x0f00
#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT                8
#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK              0x00f0
#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT             4
#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK                0x000e
#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT               1
#define MDIO_TX0_TX_DRIVER_ICBUF1T                      1

#define MDIO_REG_BANK_XGXS_BLOCK0                       0x8000
#define MDIO_BLOCK0_XGXS_CONTROL                        0x10

#define MDIO_REG_BANK_XGXS_BLOCK1                       0x8010
#define MDIO_BLOCK1_LANE_CTRL0                          0x15
#define MDIO_BLOCK1_LANE_CTRL1                          0x16
#define MDIO_BLOCK1_LANE_CTRL2                          0x17
#define MDIO_BLOCK1_LANE_PRBS                           0x19

#define MDIO_REG_BANK_XGXS_BLOCK2                       0x8100
#define MDIO_XGXS_BLOCK2_RX_LN_SWAP                     0x10
#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE              0x8000
#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE        0x4000
#define MDIO_XGXS_BLOCK2_TX_LN_SWAP             0x11
#define MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE              0x8000
#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G       0x14
#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS      0x0001
#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS    0x0010
#define MDIO_XGXS_BLOCK2_TEST_MODE_LANE         0x15

#define MDIO_REG_BANK_GP_STATUS                         0x8120
#define MDIO_GP_STATUS_TOP_AN_STATUS1                           0x1B
#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE     0x0001
#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE     0x0002
#define MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS               0x0004
#define MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS             0x0008
#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE     0x0010
#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_LP_NP_BAM_ABLE       0x0020
#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE    0x0040
#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE    0x0080
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK         0x3f00
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M          0x0000
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M         0x0100
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G           0x0200
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G         0x0300
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G           0x0400
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G           0x0500
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG      0x0600
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4      0x0700
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12G_HIG      0x0800
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12_5G        0x0900
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_13G          0x0A00
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_15G          0x0B00
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_16G          0x0C00
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX        0x0D00
#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4      0x0E00


#define MDIO_REG_BANK_10G_PARALLEL_DETECT               0x8130
#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL            0x11
#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN       0x1
#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK               0x13
#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT           (0xb71<<1)

#define MDIO_REG_BANK_SERDES_DIGITAL                    0x8300
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1                    0x10
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE                 0x0001
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_TBI_IF                     0x0002
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN           0x0004
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT       0x0008
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET                    0x0010
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE                  0x0020
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2                    0x11
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN                  0x0001
#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_AN_FST_TMR                 0x0040
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1                     0x14
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_DUPLEX                      0x0004
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_MASK                  0x0018
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_SHIFT                 3
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_2_5G                  0x0018
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_1G                    0x0010
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_100M                  0x0008
#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_10M                   0x0000
#define MDIO_SERDES_DIGITAL_MISC1                               0x18
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_MASK                       0xE000
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_25M                        0x0000
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_100M                       0x2000
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_125M                       0x4000
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M                    0x6000
#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_187_5M                     0x8000
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL                       0x0010
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK                      0x000f
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_2_5G                      0x0000
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_5G                        0x0001
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_6G                        0x0002
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_HIG                   0x0003
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4                   0x0004
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12G                       0x0005
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12_5G                     0x0006
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G                       0x0007
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_15G                       0x0008
#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_16G                       0x0009

#define MDIO_REG_BANK_OVER_1G                           0x8320
#define MDIO_OVER_1G_DIGCTL_3_4                                 0x14
#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_MASK                              0xffe0
#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_SHIFT                             5
#define MDIO_OVER_1G_UP1                                        0x19
#define MDIO_OVER_1G_UP1_2_5G                                           0x0001
#define MDIO_OVER_1G_UP1_5G                                             0x0002
#define MDIO_OVER_1G_UP1_6G                                             0x0004
#define MDIO_OVER_1G_UP1_10G                                            0x0010
#define MDIO_OVER_1G_UP1_10GH                                           0x0008
#define MDIO_OVER_1G_UP1_12G                                            0x0020
#define MDIO_OVER_1G_UP1_12_5G                                          0x0040
#define MDIO_OVER_1G_UP1_13G                                            0x0080
#define MDIO_OVER_1G_UP1_15G                                            0x0100
#define MDIO_OVER_1G_UP1_16G                                            0x0200
#define MDIO_OVER_1G_UP2                                        0x1A
#define MDIO_OVER_1G_UP2_IPREDRIVER_MASK                                0x0007
#define MDIO_OVER_1G_UP2_IDRIVER_MASK                                   0x0038
#define MDIO_OVER_1G_UP2_PREEMPHASIS_MASK                               0x03C0
#define MDIO_OVER_1G_UP3                                        0x1B
#define MDIO_OVER_1G_UP3_HIGIG2                                         0x0001
#define MDIO_OVER_1G_LP_UP1                                     0x1C
#define MDIO_OVER_1G_LP_UP2                                     0x1D
#define MDIO_OVER_1G_LP_UP2_MR_ADV_OVER_1G_MASK                         0x03ff
#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK                            0x0780
#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT                           7
#define MDIO_OVER_1G_LP_UP3                                             0x1E

#define MDIO_REG_BANK_BAM_NEXT_PAGE                     0x8350
#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL                   0x10
#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE                  0x0001
#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN                  0x0002

#define MDIO_REG_BANK_CL73_USERB0               0x8370
#define MDIO_CL73_USERB0_CL73_BAM_CTRL1                         0x12
#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN                          0x8000
#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN             0x4000
#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN              0x2000
#define MDIO_CL73_USERB0_CL73_BAM_CTRL3                         0x14
#define MDIO_CL73_USERB0_CL73_BAM_CTRL3_USE_CL73_HCD_MR                 0x0001

#define MDIO_REG_BANK_AER_BLOCK                 0xFFD0
#define MDIO_AER_BLOCK_AER_REG                                  0x1E

#define MDIO_REG_BANK_COMBO_IEEE0               0xFFE0
#define MDIO_COMBO_IEEE0_MII_CONTROL                            0x10
#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK                   0x2040
#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_10                     0x0000
#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100                    0x2000
#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000                   0x0040
#define MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX                         0x0100
#define MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN                          0x0200
#define MDIO_COMBO_IEEO_MII_CONTROL_AN_EN                               0x1000
#define MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK                            0x4000
#define MDIO_COMBO_IEEO_MII_CONTROL_RESET                               0x8000
#define MDIO_COMBO_IEEE0_MII_STATUS                             0x11
#define MDIO_COMBO_IEEE0_MII_STATUS_LINK_PASS                           0x0004
#define MDIO_COMBO_IEEE0_MII_STATUS_AUTONEG_COMPLETE                    0x0020
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV                           0x14
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX                       0x0020
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_HALF_DUPLEX                       0x0040
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK                        0x0180
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE                        0x0000
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC                   0x0080
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC                  0x0100
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH                        0x0180
#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_NEXT_PAGE                         0x8000
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1         0x15
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_NEXT_PAGE       0x8000
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_ACK             0x4000
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_MASK      0x0180
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_NONE      0x0000
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_BOTH      0x0180
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_HALF_DUP_CAP    0x0040
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_FULL_DUP_CAP    0x0020
/*WhenthelinkpartnerisinSGMIImode(bit0=1),then
bit15=link,bit12=duplex,bits11:10=speed,bit14=acknowledge.
Theotherbitsarereservedandshouldbezero*/
#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_SGMII_MODE      0x0001


#define MDIO_PMA_DEVAD                  0x1
/*ieee*/
#define MDIO_PMA_REG_CTRL               0x0
#define MDIO_PMA_REG_STATUS             0x1
#define MDIO_PMA_REG_10G_CTRL2          0x7
#define MDIO_PMA_REG_RX_SD              0xa
/*bcm*/
#define MDIO_PMA_REG_BCM_CTRL           0x0096
#define MDIO_PMA_REG_FEC_CTRL           0x00ab
#define MDIO_PMA_REG_RX_ALARM_CTRL      0x9000
#define MDIO_PMA_REG_LASI_CTRL          0x9002
#define MDIO_PMA_REG_RX_ALARM           0x9003
#define MDIO_PMA_REG_TX_ALARM           0x9004
#define MDIO_PMA_REG_LASI_STATUS        0x9005
#define MDIO_PMA_REG_PHY_IDENTIFIER     0xc800
#define MDIO_PMA_REG_DIGITAL_CTRL       0xc808
#define MDIO_PMA_REG_DIGITAL_STATUS     0xc809
#define MDIO_PMA_REG_TX_POWER_DOWN      0xca02
#define MDIO_PMA_REG_CMU_PLL_BYPASS     0xca09
#define MDIO_PMA_REG_MISC_CTRL          0xca0a
#define MDIO_PMA_REG_GEN_CTRL           0xca10
#define MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP     0x0188
#define MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET           0x018a
#define MDIO_PMA_REG_M8051_MSGIN_REG    0xca12
#define MDIO_PMA_REG_M8051_MSGOUT_REG   0xca13
#define MDIO_PMA_REG_ROM_VER1           0xca19
#define MDIO_PMA_REG_ROM_VER2           0xca1a
#define MDIO_PMA_REG_EDC_FFE_MAIN       0xca1b
#define MDIO_PMA_REG_PLL_BANDWIDTH      0xca1d
#define MDIO_PMA_REG_CDR_BANDWIDTH      0xca46
#define MDIO_PMA_REG_MISC_CTRL1         0xca85

#define MDIO_PMA_REG_7101_RESET         0xc000
#define MDIO_PMA_REG_7107_LED_CNTL      0xc007
#define MDIO_PMA_REG_7101_VER1          0xc026
#define MDIO_PMA_REG_7101_VER2          0xc027


#define MDIO_WIS_DEVAD                  0x2
/*bcm*/
#define MDIO_WIS_REG_LASI_CNTL          0x9002
#define MDIO_WIS_REG_LASI_STATUS        0x9005

#define MDIO_PCS_DEVAD                  0x3
#define MDIO_PCS_REG_STATUS             0x0020
#define MDIO_PCS_REG_LASI_STATUS        0x9005
#define MDIO_PCS_REG_7101_DSP_ACCESS    0xD000
#define MDIO_PCS_REG_7101_SPI_MUX       0xD008
#define MDIO_PCS_REG_7101_SPI_CTRL_ADDR 0xE12A
#define MDIO_PCS_REG_7101_SPI_RESET_BIT (5)
#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR 0xE02A
#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_WRITE_ENABLE_CMD (6)
#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_BULK_ERASE_CMD   (0xC7)
#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_PAGE_PROGRAM_CMD (2)
#define MDIO_PCS_REG_7101_SPI_BYTES_TO_TRANSFER_ADDR 0xE028


#define MDIO_XS_DEVAD                   0x4
#define MDIO_XS_PLL_SEQUENCER           0x8000
#define MDIO_XS_SFX7101_XGXS_TEST1      0xc00a

#define MDIO_AN_DEVAD                   0x7
/*ieee*/
#define MDIO_AN_REG_CTRL                0x0000
#define MDIO_AN_REG_STATUS              0x0001
#define MDIO_AN_REG_STATUS_AN_COMPLETE          0x0020
#define MDIO_AN_REG_ADV_PAUSE           0x0010
#define MDIO_AN_REG_ADV_PAUSE_PAUSE             0x0400
#define MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC        0x0800
#define MDIO_AN_REG_ADV_PAUSE_BOTH              0x0C00
#define MDIO_AN_REG_ADV_PAUSE_MASK              0x0C00
#define MDIO_AN_REG_ADV                 0x0011
#define MDIO_AN_REG_ADV2                0x0012
#define MDIO_AN_REG_LP_AUTO_NEG         0x0013
#define MDIO_AN_REG_MASTER_STATUS       0x0021
/*bcm*/
#define MDIO_AN_REG_LINK_STATUS         0x8304
#define MDIO_AN_REG_CL37_CL73           0x8370
#define MDIO_AN_REG_CL37_AN             0xffe0
#define MDIO_AN_REG_CL37_FC_LD          0xffe4
#define MDIO_AN_REG_CL37_FC_LP          0xffe5


#define IGU_FUNC_BASE                   0x0400

#define IGU_ADDR_MSIX                   0x0000
#define IGU_ADDR_INT_ACK                0x0200
#define IGU_ADDR_PROD_UPD               0x0201
#define IGU_ADDR_ATTN_BITS_UPD  0x0202
#define IGU_ADDR_ATTN_BITS_SET  0x0203
#define IGU_ADDR_ATTN_BITS_CLR  0x0204
#define IGU_ADDR_COALESCE_NOW   0x0205
#define IGU_ADDR_SIMD_MASK              0x0206
#define IGU_ADDR_SIMD_NOMASK    0x0207
#define IGU_ADDR_MSI_CTL                0x0210
#define IGU_ADDR_MSI_ADDR_LO    0x0211
#define IGU_ADDR_MSI_ADDR_HI    0x0212
#define IGU_ADDR_MSI_DATA               0x0213

#define IGU_INT_ENABLE                  0
#define IGU_INT_DISABLE                 1
#define IGU_INT_NOP                             2
#define IGU_INT_NOP2                    3

#define COMMAND_REG_INT_ACK         0x0
#define COMMAND_REG_PROD_UPD        0x4
#define COMMAND_REG_ATTN_BITS_UPD   0x8
#define COMMAND_REG_ATTN_BITS_SET   0xc
#define COMMAND_REG_ATTN_BITS_CLR   0x10
#define COMMAND_REG_COALESCE_NOW    0x14
#define COMMAND_REG_SIMD_MASK       0x18
#define COMMAND_REG_SIMD_NOMASK     0x1c