include/asm-mips/cpu.h

   1 /*
   2  * cpu.h: Values of the PRId register used to match up
   3  *        various MIPS cpu types.
   4  *
   5  * Copyright (C) 1996 David S. Miller (dm@engr.sgi.com)
   6  */
   7 #ifndef _ASM_CPU_H
   8 #define _ASM_CPU_H
   9
  10 /* Assigned Company values for bits 23:16 of the PRId Register
  11    (CP0 register 15, select 0).  As of the MIPS32 and MIPS64 specs from
  12    MTI, the PRId register is defined in this (backwards compatible)
  13    way:
  14
  15   +----------------+----------------+----------------+----------------+
  16   | Company Options| Company ID     | Processor ID   | Revision       |
  17   +----------------+----------------+----------------+----------------+
  18    31            24 23            16 15             8 7
  19
  20    I don't have docs for all the previous processors, but my impression is
  21    that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64
  22    spec.
  23 */
  24
  25 #define PRID_COMP_LEGACY       0x000000
  26 #define PRID_COMP_MIPS         0x010000
  27 #define PRID_COMP_BROADCOM     0x020000
  28 #define PRID_COMP_ALCHEMY      0x030000
  29 #define PRID_COMP_SIBYTE       0x040000
  30
  31 /*
  32  * Assigned values for the product ID register.  In order to detect a
  33  * certain CPU type exactly eventually additional registers may need to
  34  * be examined.  These are valid when 23:16 == PRID_COMP_LEGACY
  35  */
  36 #define PRID_IMP_R2000          0x0100
  37 #define PRID_IMP_AU1_REV1       0x0100
  38 #define PRID_IMP_AU1_REV2       0x0200
  39 #define PRID_IMP_R3000          0x0200          /* Same as R2000A  */
  40 #define PRID_IMP_R6000          0x0300          /* Same as R3000A  */
  41 #define PRID_IMP_R4000          0x0400
  42 #define PRID_IMP_R6000A         0x0600
  43 #define PRID_IMP_R10000         0x0900
  44 #define PRID_IMP_R4300          0x0b00
  45 #define PRID_IMP_VR41XX         0x0c00
  46 #define PRID_IMP_R12000         0x0e00
  47 #define PRID_IMP_R8000          0x1000
  48 #define PRID_IMP_R4600          0x2000
  49 #define PRID_IMP_R4700          0x2100
  50 #define PRID_IMP_TX39           0x2200
  51 #define PRID_IMP_R4640          0x2200
  52 #define PRID_IMP_R4650          0x2200          /* Same as R4640 */
  53 #define PRID_IMP_R5000          0x2300
  54 #define PRID_IMP_TX49           0x2d00
  55 #define PRID_IMP_SONIC          0x2400
  56 #define PRID_IMP_MAGIC          0x2500
  57 #define PRID_IMP_RM7000         0x2700
  58 #define PRID_IMP_NEVADA         0x2800          /* RM5260 ??? */
  59 #define PRID_IMP_R5432          0x5400
  60 #define PRID_IMP_R5500          0x5500
  61 #define PRID_IMP_4KC            0x8000
  62 #define PRID_IMP_5KC            0x8100
  63 #define PRID_IMP_20KC           0x8200
  64 #define PRID_IMP_4KEC           0x8400
  65 #define PRID_IMP_4KSC           0x8600
  66
  67
  68 #define PRID_IMP_UNKNOWN        0xff00
  69
  70 /*
  71  * These are the PRID's for when 23:16 == PRID_COMP_SIBYTE
  72  */
  73
  74 #define PRID_IMP_SB1            0x0100
  75
  76 /*
  77  * Definitions for 7:0 on legacy processors
  78  */
  79
  80
  81 #define PRID_REV_TX4927         0x0022
  82 #define PRID_REV_TX4937         0x0030
  83 #define PRID_REV_R4400          0x0040
  84 #define PRID_REV_R3000A         0x0030
  85 #define PRID_REV_R3000          0x0020
  86 #define PRID_REV_R2000A         0x0010
  87 #define PRID_REV_TX3912         0x0010
  88 #define PRID_REV_TX3922         0x0030
  89 #define PRID_REV_TX3927         0x0040
  90 #define PRID_REV_VR4111         0x0050
  91 #define PRID_REV_VR4181         0x0050  /* Same as VR4111 */
  92 #define PRID_REV_VR4121         0x0060
  93 #define PRID_REV_VR4122         0x0070
  94 #define PRID_REV_VR4181A        0x0070  /* Same as VR4122 */
  95 #define PRID_REV_VR4131         0x0080
  96
  97 /*
  98  * FPU implementation/revision register (CP1 control register 0).
  99  *
 100  * +---------------------------------+----------------+----------------+
 101  * | 0                               | Implementation | Revision       |
 102  * +---------------------------------+----------------+----------------+
 103  *  31                             16 15             8 7              0
 104  */
 105
 106 #define FPIR_IMP_NONE           0x0000
 107
 108 #define CPU_UNKNOWN              0
 109 #define CPU_R2000                1
 110 #define CPU_R3000                2
 111 #define CPU_R3000A               3
 112 #define CPU_R3041                4
 113 #define CPU_R3051                5
 114 #define CPU_R3052                6
 115 #define CPU_R3081                7
 116 #define CPU_R3081E               8
 117 #define CPU_R4000PC              9
 118 #define CPU_R4000SC             10
 119 #define CPU_R4000MC             11
 120 #define CPU_R4200               12
 121 #define CPU_R4400PC             13
 122 #define CPU_R4400SC             14
 123 #define CPU_R4400MC             15
 124 #define CPU_R4600               16
 125 #define CPU_R6000               17
 126 #define CPU_R6000A              18
 127 #define CPU_R8000               19
 128 #define CPU_R10000              20
 129 #define CPU_R12000              21
 130 #define CPU_R4300               22
 131 #define CPU_R4650               23
 132 #define CPU_R4700               24
 133 #define CPU_R5000               25
 134 #define CPU_R5000A              26
 135 #define CPU_R4640               27
 136 #define CPU_NEVADA              28
 137 #define CPU_RM7000              29
 138 #define CPU_R5432               30
 139 #define CPU_4KC                 31
 140 #define CPU_5KC                 32
 141 #define CPU_R4310               33
 142 #define CPU_SB1                 34
 143 #define CPU_TX3912              35
 144 #define CPU_TX3922              36
 145 #define CPU_TX3927              37
 146 #define CPU_AU1000              38
 147 #define CPU_4KEC                39
 148 #define CPU_4KSC                40
 149 #define CPU_VR41XX              41
 150 #define CPU_R5500               42
 151 #define CPU_TX49XX              43
 152 #define CPU_AU1500              44
 153 #define CPU_20KC                45
 154 #define CPU_VR4111              46
 155 #define CPU_VR4121              47
 156 #define CPU_VR4122              48
 157 #define CPU_VR4131              49
 158 #define CPU_VR4181              50
 159 #define CPU_VR4181A             51
 160 #define CPU_AU1100              52
 161 #define CPU_LAST                52
 162
 163 /*
 164  * ISA Level encodings
 165  */
 166 #define MIPS_CPU_ISA_I          0x00000001
 167 #define MIPS_CPU_ISA_II         0x00000002
 168 #define MIPS_CPU_ISA_III        0x00000003
 169 #define MIPS_CPU_ISA_IV         0x00000004
 170 #define MIPS_CPU_ISA_V          0x00000005
 171 #define MIPS_CPU_ISA_M32        0x00000020
 172 #define MIPS_CPU_ISA_M64        0x00000040
 173
 174 /*
 175  * CPU Option encodings
 176  */
 177 #define MIPS_CPU_TLB            0x00000001 /* CPU has TLB */
 178 /* Leave a spare bit for variant MMU types... */
 179 #define MIPS_CPU_4KEX           0x00000004 /* "R4K" exception model */
 180 #define MIPS_CPU_4KTLB          0x00000008 /* "R4K" TLB handler */
 181 #define MIPS_CPU_FPU            0x00000010 /* CPU has FPU */
 182 #define MIPS_CPU_32FPR          0x00000020 /* 32 dbl. prec. FP registers */
 183 #define MIPS_CPU_COUNTER        0x00000040 /* Cycle count/compare */
 184 #define MIPS_CPU_WATCH          0x00000080 /* watchpoint registers */
 185 #define MIPS_CPU_MIPS16         0x00000100 /* code compression */
 186 #define MIPS_CPU_DIVEC          0x00000200 /* dedicated interrupt vector */
 187 #define MIPS_CPU_VCE            0x00000400 /* virt. coherence conflict possible */
 188 #define MIPS_CPU_CACHE_CDEX     0x00000800 /* Create_Dirty_Exclusive CACHE op */
 189 #define MIPS_CPU_MCHECK         0x00001000 /* Machine check exception */
 190 #define MIPS_CPU_EJTAG          0x00002000 /* EJTAG exception */
 191 #define MIPS_CPU_NOFPUEX        0x00004000 /* no FPU exception */
 192
 193 #endif /* _ASM_CPU_H */