2 * Copyright (C) 1995-1996 Linus Torvalds & authors (see below)
6 * Original authors: abramov@cecmow.enet.dec.com (Igor Abramov)
7 * mlord@pobox.com (Mark Lord)
9 * See linux/MAINTAINERS for address of current maintainer.
11 * This file provides support for the advanced features and bugs
12 * of IDE interfaces using the CMD Technologies 0640 IDE interface chip.
14 * These chips are basically fucked by design, and getting this driver
15 * to work on every motherboard design that uses this screwed chip seems
16 * bloody well impossible. However, we're still trying.
18 * Version 0.97 worked for everybody.
20 * User feedback is essential. Many thanks to the beta test team:
22 * A.Hartgers@stud.tue.nl, JZDQC@CUNYVM.CUNY.edu, abramov@cecmow.enet.dec.com,
23 * bardj@utopia.ppp.sn.no, bart@gaga.tue.nl, bbol001@cs.auckland.ac.nz,
24 * chrisc@dbass.demon.co.uk, dalecki@namu26.Num.Math.Uni-Goettingen.de,
25 * derekn@vw.ece.cmu.edu, florian@btp2x3.phy.uni-bayreuth.de,
26 * flynn@dei.unipd.it, gadio@netvision.net.il, godzilla@futuris.net,
27 * j@pobox.com, jkemp1@mises.uni-paderborn.de, jtoppe@hiwaay.net,
28 * kerouac@ssnet.com, meskes@informatik.rwth-aachen.de, hzoli@cs.elte.hu,
29 * peter@udgaard.isgtec.com, phil@tazenda.demon.co.uk, roadcapw@cfw.com,
30 * s0033las@sun10.vsz.bme.hu, schaffer@tam.cornell.edu, sjd@slip.net,
31 * steve@ei.org, ulrpeg@bigcomm.gun.de, ism@tardis.ed.ac.uk, mack@cray.com
32 * liug@mama.indstate.edu, and others.
34 * Version 0.01 Initial version, hacked out of ide.c,
35 * and #include'd rather than compiled separately.
36 * This will get cleaned up in a subsequent release.
38 * Version 0.02 Fixes for vlb initialization code, enable prefetch
39 * for versions 'B' and 'C' of chip by default,
42 * Version 0.03 Added reset of secondary interface,
43 * and black list for devices which are not compatible
44 * with prefetch mode. Separate function for setting
45 * prefetch is added, possibly it will be called some
46 * day from ioctl processing code.
48 * Version 0.04 Now configs/compiles separate from ide.c
50 * Version 0.05 Major rewrite of interface timing code.
51 * Added new function cmd640_set_mode to set PIO mode
52 * from ioctl call. New drives added to black list.
54 * Version 0.06 More code cleanup. Prefetch is enabled only for
55 * detected hard drives, not included in prefetch
58 * Version 0.07 Changed to more conservative drive tuning policy.
59 * Unknown drives, which report PIO < 4 are set to
60 * (reported_PIO - 1) if it is supported, or to PIO0.
61 * List of known drives extended by info provided by
62 * CMD at their ftp site.
64 * Version 0.08 Added autotune/noautotune support.
66 * Version 0.09 Try to be smarter about 2nd port enabling.
67 * Version 0.10 Be nice and don't reset 2nd port.
68 * Version 0.11 Try to handle more weird situations.
70 * Version 0.12 Lots of bug fixes from Laszlo Peter
71 * irq unmasking disabled for reliability.
72 * try to be even smarter about the second port.
73 * tidy up source code formatting.
74 * Version 0.13 permit irq unmasking again.
75 * Version 0.90 massive code cleanup, some bugs fixed.
76 * defaults all drives to PIO mode0, prefetch off.
77 * autotune is OFF by default, with compile time flag.
78 * prefetch can be turned OFF/ON using "hdparm -p8/-p9"
79 * (requires hdparm-3.1 or newer)
80 * Version 0.91 first release to linux-kernel list.
81 * Version 0.92 move initial reg dump to separate callable function
82 * change "readahead" to "prefetch" to avoid confusion
83 * Version 0.95 respect original BIOS timings unless autotuning.
84 * tons of code cleanup and rearrangement.
85 * added CONFIG_BLK_DEV_CMD640_ENHANCED option
86 * prevent use of unmask when prefetch is on
87 * Version 0.96 prevent use of io_32bit when prefetch is off
88 * Version 0.97 fix VLB secondary interface for sjd@slip.net
89 * other minor tune-ups: 0.96 was very good.
90 * Version 0.98 ignore PCI version when disabled by BIOS
91 * Version 0.99 display setup/active/recovery clocks with PIO mode
92 * Version 1.00 Mmm.. cannot depend on PCMD_ENA in all systems
93 * Version 1.01 slow/fast devsel can be selected with "hdparm -p6/-p7"
94 * ("fast" is necessary for 32bit I/O in some systems)
95 * Version 1.02 fix bug that resulted in slow "setup times"
96 * (patch courtesy of Zoltan Hidvegi)
99 #define CMD640_PREFETCH_MASKS 1
101 /*#define CMD640_DUMP_REGS */
103 #include <linux/types.h>
104 #include <linux/kernel.h>
105 #include <linux/delay.h>
106 #include <linux/ide.h>
107 #include <linux/init.h>
111 #define DRV_NAME "cmd640"
113 static int cmd640_vlb
;
116 * CMD640 specific registers definition.
122 #define PCMD_ENA 0x01
136 #define CFR_DEVREV 0x03
137 #define CFR_IDE01INTR 0x04
138 #define CFR_DEVID 0x18
139 #define CFR_AT_VESA_078h 0x20
140 #define CFR_DSA1 0x40
141 #define CFR_DSA0 0x80
144 #define CNTRL_DIS_RA0 0x40
145 #define CNTRL_DIS_RA1 0x80
146 #define CNTRL_ENA_2ND 0x08
153 #define ARTTIM23 0x57
154 #define ARTTIM23_DIS_RA2 0x04
155 #define ARTTIM23_DIS_RA3 0x08
156 #define ARTTIM23_IDE23INTR 0x10
157 #define DRWTIM23 0x58
161 * Registers and masks for easy access by drive index:
163 static u8 prefetch_regs
[4] = {CNTRL
, CNTRL
, ARTTIM23
, ARTTIM23
};
164 static u8 prefetch_masks
[4] = {CNTRL_DIS_RA0
, CNTRL_DIS_RA1
, ARTTIM23_DIS_RA2
, ARTTIM23_DIS_RA3
};
166 #ifdef CONFIG_BLK_DEV_CMD640_ENHANCED
168 static u8 arttim_regs
[4] = {ARTTIM0
, ARTTIM1
, ARTTIM23
, ARTTIM23
};
169 static u8 drwtim_regs
[4] = {DRWTIM0
, DRWTIM1
, DRWTIM23
, DRWTIM23
};
172 * Current cmd640 timing values for each drive.
173 * The defaults for each are the slowest possible timings.
175 static u8 setup_counts
[4] = {4, 4, 4, 4}; /* Address setup count (in clocks) */
176 static u8 active_counts
[4] = {16, 16, 16, 16}; /* Active count (encoded) */
177 static u8 recovery_counts
[4] = {16, 16, 16, 16}; /* Recovery count (encoded) */
179 #endif /* CONFIG_BLK_DEV_CMD640_ENHANCED */
181 static DEFINE_SPINLOCK(cmd640_lock
);
184 * Interface to access cmd640x registers
186 static unsigned int cmd640_key
;
187 static void (*__put_cmd640_reg
)(u16 reg
, u8 val
);
188 static u8 (*__get_cmd640_reg
)(u16 reg
);
191 * This is read from the CFR reg, and is used in several places.
193 static unsigned int cmd640_chip_version
;
196 * The CMD640x chip does not support DWORD config write cycles, but some
197 * of the BIOSes use them to implement the config services.
198 * Therefore, we must use direct IO instead.
201 /* PCI method 1 access */
203 static void put_cmd640_reg_pci1(u16 reg
, u8 val
)
205 outl_p((reg
& 0xfc) | cmd640_key
, 0xcf8);
206 outb_p(val
, (reg
& 3) | 0xcfc);
209 static u8
get_cmd640_reg_pci1(u16 reg
)
211 outl_p((reg
& 0xfc) | cmd640_key
, 0xcf8);
212 return inb_p((reg
& 3) | 0xcfc);
215 /* PCI method 2 access (from CMD datasheet) */
217 static void put_cmd640_reg_pci2(u16 reg
, u8 val
)
220 outb_p(val
, cmd640_key
+ reg
);
224 static u8
get_cmd640_reg_pci2(u16 reg
)
229 b
= inb_p(cmd640_key
+ reg
);
236 static void put_cmd640_reg_vlb(u16 reg
, u8 val
)
238 outb_p(reg
, cmd640_key
);
239 outb_p(val
, cmd640_key
+ 4);
242 static u8
get_cmd640_reg_vlb(u16 reg
)
244 outb_p(reg
, cmd640_key
);
245 return inb_p(cmd640_key
+ 4);
248 static u8
get_cmd640_reg(u16 reg
)
253 spin_lock_irqsave(&cmd640_lock
, flags
);
254 b
= __get_cmd640_reg(reg
);
255 spin_unlock_irqrestore(&cmd640_lock
, flags
);
259 static void put_cmd640_reg(u16 reg
, u8 val
)
263 spin_lock_irqsave(&cmd640_lock
, flags
);
264 __put_cmd640_reg(reg
, val
);
265 spin_unlock_irqrestore(&cmd640_lock
, flags
);
268 static int __init
match_pci_cmd640_device(void)
270 const u8 ven_dev
[4] = {0x95, 0x10, 0x40, 0x06};
272 for (i
= 0; i
< 4; i
++) {
273 if (get_cmd640_reg(i
) != ven_dev
[i
])
276 #ifdef STUPIDLY_TRUST_BROKEN_PCMD_ENA_BIT
277 if ((get_cmd640_reg(PCMD
) & PCMD_ENA
) == 0) {
278 printk("ide: cmd640 on PCI disabled by BIOS\n");
281 #endif /* STUPIDLY_TRUST_BROKEN_PCMD_ENA_BIT */
282 return 1; /* success */
286 * Probe for CMD640x -- pci method 1
288 static int __init
probe_for_cmd640_pci1(void)
290 __get_cmd640_reg
= get_cmd640_reg_pci1
;
291 __put_cmd640_reg
= put_cmd640_reg_pci1
;
292 for (cmd640_key
= 0x80000000;
293 cmd640_key
<= 0x8000f800;
294 cmd640_key
+= 0x800) {
295 if (match_pci_cmd640_device())
296 return 1; /* success */
302 * Probe for CMD640x -- pci method 2
304 static int __init
probe_for_cmd640_pci2(void)
306 __get_cmd640_reg
= get_cmd640_reg_pci2
;
307 __put_cmd640_reg
= put_cmd640_reg_pci2
;
308 for (cmd640_key
= 0xc000; cmd640_key
<= 0xcf00; cmd640_key
+= 0x100) {
309 if (match_pci_cmd640_device())
310 return 1; /* success */
316 * Probe for CMD640x -- vlb
318 static int __init
probe_for_cmd640_vlb(void)
322 __get_cmd640_reg
= get_cmd640_reg_vlb
;
323 __put_cmd640_reg
= put_cmd640_reg_vlb
;
325 b
= get_cmd640_reg(CFR
);
326 if (b
== 0xff || b
== 0x00 || (b
& CFR_AT_VESA_078h
)) {
328 b
= get_cmd640_reg(CFR
);
329 if (b
== 0xff || b
== 0x00 || !(b
& CFR_AT_VESA_078h
))
332 return 1; /* success */
336 * Returns 1 if an IDE interface/drive exists at 0x170,
337 * Returns 0 otherwise.
339 static int __init
secondary_port_responding(void)
343 spin_lock_irqsave(&cmd640_lock
, flags
);
345 outb_p(0x0a, 0x176); /* select drive0 */
347 if ((inb_p(0x176) & 0x1f) != 0x0a) {
348 outb_p(0x1a, 0x176); /* select drive1 */
350 if ((inb_p(0x176) & 0x1f) != 0x1a) {
351 spin_unlock_irqrestore(&cmd640_lock
, flags
);
352 return 0; /* nothing responded */
355 spin_unlock_irqrestore(&cmd640_lock
, flags
);
356 return 1; /* success */
359 #ifdef CMD640_DUMP_REGS
361 * Dump out all cmd640 registers. May be called from ide.c
363 static void cmd640_dump_regs(void)
365 unsigned int reg
= cmd640_vlb
? 0x50 : 0x00;
367 /* Dump current state of chip registers */
368 printk("ide: cmd640 internal register dump:");
369 for (; reg
<= 0x59; reg
++) {
371 printk("\n%04x:", reg
);
372 printk(" %02x", get_cmd640_reg(reg
));
378 static void __set_prefetch_mode(ide_drive_t
*drive
, int mode
)
380 if (mode
) { /* want prefetch on? */
381 #if CMD640_PREFETCH_MASKS
382 drive
->dev_flags
|= IDE_DFLAG_NO_UNMASK
;
383 drive
->dev_flags
&= ~IDE_DFLAG_UNMASK
;
385 drive
->dev_flags
&= ~IDE_DFLAG_NO_IO_32BIT
;
387 drive
->dev_flags
&= ~IDE_DFLAG_NO_UNMASK
;
388 drive
->dev_flags
|= IDE_DFLAG_NO_IO_32BIT
;
393 #ifndef CONFIG_BLK_DEV_CMD640_ENHANCED
395 * Check whether prefetch is on for a drive,
396 * and initialize the unmask flags for safe operation.
398 static void __init
check_prefetch(ide_drive_t
*drive
, unsigned int index
)
400 u8 b
= get_cmd640_reg(prefetch_regs
[index
]);
402 __set_prefetch_mode(drive
, (b
& prefetch_masks
[index
]) ? 0 : 1);
407 * Sets prefetch mode for a drive.
409 static void set_prefetch_mode(ide_drive_t
*drive
, unsigned int index
, int mode
)
412 int reg
= prefetch_regs
[index
];
415 spin_lock_irqsave(&cmd640_lock
, flags
);
416 b
= __get_cmd640_reg(reg
);
417 __set_prefetch_mode(drive
, mode
);
419 b
&= ~prefetch_masks
[index
]; /* enable prefetch */
421 b
|= prefetch_masks
[index
]; /* disable prefetch */
422 __put_cmd640_reg(reg
, b
);
423 spin_unlock_irqrestore(&cmd640_lock
, flags
);
427 * Dump out current drive clocks settings
429 static void display_clocks(unsigned int index
)
431 u8 active_count
, recovery_count
;
433 active_count
= active_counts
[index
];
434 if (active_count
== 1)
436 recovery_count
= recovery_counts
[index
];
437 if (active_count
> 3 && recovery_count
== 1)
439 if (cmd640_chip_version
> 1)
440 recovery_count
+= 1; /* cmd640b uses (count + 1)*/
441 printk(", clocks=%d/%d/%d\n", setup_counts
[index
], active_count
, recovery_count
);
445 * Pack active and recovery counts into single byte representation
448 static inline u8
pack_nibbles(u8 upper
, u8 lower
)
450 return ((upper
& 0x0f) << 4) | (lower
& 0x0f);
454 * This routine writes the prepared setup/active/recovery counts
455 * for a drive into the cmd640 chipset registers to active them.
457 static void program_drive_counts(ide_drive_t
*drive
, unsigned int index
)
460 u8 setup_count
= setup_counts
[index
];
461 u8 active_count
= active_counts
[index
];
462 u8 recovery_count
= recovery_counts
[index
];
465 * Set up address setup count and drive read/write timing registers.
466 * Primary interface has individual count/timing registers for
467 * each drive. Secondary interface has one common set of registers,
468 * so we merge the timings, using the slowest value for each timing.
471 ide_drive_t
*peer
= ide_get_pair_dev(drive
);
472 unsigned int mate
= index
^ 1;
475 if (setup_count
< setup_counts
[mate
])
476 setup_count
= setup_counts
[mate
];
477 if (active_count
< active_counts
[mate
])
478 active_count
= active_counts
[mate
];
479 if (recovery_count
< recovery_counts
[mate
])
480 recovery_count
= recovery_counts
[mate
];
485 * Convert setup_count to internal chipset representation
487 switch (setup_count
) {
488 case 4: setup_count
= 0x00; break;
489 case 3: setup_count
= 0x80; break;
491 case 2: setup_count
= 0x40; break;
492 default: setup_count
= 0xc0; /* case 5 */
496 * Now that everything is ready, program the new timings
498 spin_lock_irqsave(&cmd640_lock
, flags
);
500 * Program the address_setup clocks into ARTTIM reg,
501 * and then the active/recovery counts into the DRWTIM reg
502 * (this converts counts of 16 into counts of zero -- okay).
504 setup_count
|= __get_cmd640_reg(arttim_regs
[index
]) & 0x3f;
505 __put_cmd640_reg(arttim_regs
[index
], setup_count
);
506 __put_cmd640_reg(drwtim_regs
[index
], pack_nibbles(active_count
, recovery_count
));
507 spin_unlock_irqrestore(&cmd640_lock
, flags
);
511 * Set a specific pio_mode for a drive
513 static void cmd640_set_mode(ide_drive_t
*drive
, unsigned int index
,
514 u8 pio_mode
, unsigned int cycle_time
)
516 struct ide_timing
*t
;
517 int setup_time
, active_time
, recovery_time
, clock_time
;
518 u8 setup_count
, active_count
, recovery_count
, recovery_count2
, cycle_count
;
522 bus_speed
= ide_vlb_clk
? ide_vlb_clk
: 50;
524 bus_speed
= ide_pci_clk
? ide_pci_clk
: 33;
529 t
= ide_timing_find_mode(XFER_PIO_0
+ pio_mode
);
530 setup_time
= t
->setup
;
531 active_time
= t
->active
;
533 recovery_time
= cycle_time
- (setup_time
+ active_time
);
534 clock_time
= 1000 / bus_speed
;
535 cycle_count
= DIV_ROUND_UP(cycle_time
, clock_time
);
537 setup_count
= DIV_ROUND_UP(setup_time
, clock_time
);
539 active_count
= DIV_ROUND_UP(active_time
, clock_time
);
540 if (active_count
< 2)
541 active_count
= 2; /* minimum allowed by cmd640 */
543 recovery_count
= DIV_ROUND_UP(recovery_time
, clock_time
);
544 recovery_count2
= cycle_count
- (setup_count
+ active_count
);
545 if (recovery_count2
> recovery_count
)
546 recovery_count
= recovery_count2
;
547 if (recovery_count
< 2)
548 recovery_count
= 2; /* minimum allowed by cmd640 */
549 if (recovery_count
> 17) {
550 active_count
+= recovery_count
- 17;
553 if (active_count
> 16)
554 active_count
= 16; /* maximum allowed by cmd640 */
555 if (cmd640_chip_version
> 1)
556 recovery_count
-= 1; /* cmd640b uses (count + 1)*/
557 if (recovery_count
> 16)
558 recovery_count
= 16; /* maximum allowed by cmd640 */
560 setup_counts
[index
] = setup_count
;
561 active_counts
[index
] = active_count
;
562 recovery_counts
[index
] = recovery_count
;
565 * In a perfect world, we might set the drive pio mode here
566 * (using WIN_SETFEATURE) before continuing.
568 * But we do not, because:
569 * 1) this is the wrong place to do it (proper is do_special() in ide.c)
570 * 2) in practice this is rarely, if ever, necessary
572 program_drive_counts(drive
, index
);
575 static void cmd640_set_pio_mode(ide_drive_t
*drive
, const u8 pio
)
577 unsigned int index
= 0, cycle_time
;
581 case 6: /* set fast-devsel off */
582 case 7: /* set fast-devsel on */
583 b
= get_cmd640_reg(CNTRL
) & ~0x27;
586 put_cmd640_reg(CNTRL
, b
);
587 printk("%s: %sabled cmd640 fast host timing (devsel)\n",
588 drive
->name
, (pio
& 1) ? "en" : "dis");
590 case 8: /* set prefetch off */
591 case 9: /* set prefetch on */
592 set_prefetch_mode(drive
, index
, pio
& 1);
593 printk("%s: %sabled cmd640 prefetch\n",
594 drive
->name
, (pio
& 1) ? "en" : "dis");
598 cycle_time
= ide_pio_cycle_time(drive
, pio
);
599 cmd640_set_mode(drive
, index
, pio
, cycle_time
);
601 printk("%s: selected cmd640 PIO mode%d (%dns)",
602 drive
->name
, pio
, cycle_time
);
604 display_clocks(index
);
606 #endif /* CONFIG_BLK_DEV_CMD640_ENHANCED */
608 static void cmd640_init_dev(ide_drive_t
*drive
)
610 unsigned int i
= drive
->hwif
->channel
* 2 + (drive
->dn
& 1);
612 #ifdef CONFIG_BLK_DEV_CMD640_ENHANCED
614 * Reset timing to the slowest speed and turn off prefetch.
615 * This way, the drive identify code has a better chance.
617 setup_counts
[i
] = 4; /* max possible */
618 active_counts
[i
] = 16; /* max possible */
619 recovery_counts
[i
] = 16; /* max possible */
620 program_drive_counts(drive
, i
);
621 set_prefetch_mode(drive
, i
, 0);
622 printk(KERN_INFO DRV_NAME
": drive%d timings/prefetch cleared\n", i
);
625 * Set the drive unmask flags to match the prefetch setting.
627 check_prefetch(drive
, i
);
628 printk(KERN_INFO DRV_NAME
": drive%d timings/prefetch(%s) preserved\n",
629 i
, (drive
->dev_flags
& IDE_DFLAG_NO_IO_32BIT
) ? "off" : "on");
630 #endif /* CONFIG_BLK_DEV_CMD640_ENHANCED */
633 static int cmd640_test_irq(ide_hwif_t
*hwif
)
635 int irq_reg
= hwif
->channel
? ARTTIM23
: CFR
;
636 u8 irq_mask
= hwif
->channel
? ARTTIM23_IDE23INTR
:
638 u8 irq_stat
= get_cmd640_reg(irq_reg
);
640 return (irq_stat
& irq_mask
) ? 1 : 0;
643 static const struct ide_port_ops cmd640_port_ops
= {
644 .init_dev
= cmd640_init_dev
,
645 #ifdef CONFIG_BLK_DEV_CMD640_ENHANCED
646 .set_pio_mode
= cmd640_set_pio_mode
,
648 .test_irq
= cmd640_test_irq
,
651 static int pci_conf1(void)
656 spin_lock_irqsave(&cmd640_lock
, flags
);
659 outl(0x80000000, 0xCF8);
660 if (inl(0xCF8) == 0x80000000) {
662 spin_unlock_irqrestore(&cmd640_lock
, flags
);
666 spin_unlock_irqrestore(&cmd640_lock
, flags
);
670 static int pci_conf2(void)
674 spin_lock_irqsave(&cmd640_lock
, flags
);
678 if (inb(0xCF8) == 0x00 && inb(0xCF8) == 0x00) {
679 spin_unlock_irqrestore(&cmd640_lock
, flags
);
682 spin_unlock_irqrestore(&cmd640_lock
, flags
);
686 static const struct ide_port_info cmd640_port_info __initdata
= {
687 .chipset
= ide_cmd640
,
688 .host_flags
= IDE_HFLAG_SERIALIZE
|
690 IDE_HFLAG_ABUSE_PREFETCH
|
691 IDE_HFLAG_ABUSE_FAST_DEVSEL
,
692 .port_ops
= &cmd640_port_ops
,
693 .pio_mask
= ATA_PIO5
,
696 static int cmd640x_init_one(unsigned long base
, unsigned long ctl
)
698 if (!request_region(base
, 8, DRV_NAME
)) {
699 printk(KERN_ERR
"%s: I/O resource 0x%lX-0x%lX not free.\n",
700 DRV_NAME
, base
, base
+ 7);
704 if (!request_region(ctl
, 1, DRV_NAME
)) {
705 printk(KERN_ERR
"%s: I/O resource 0x%lX not free.\n",
707 release_region(base
, 8);
715 * Probe for a cmd640 chipset, and initialize it if found.
717 static int __init
cmd640x_init(void)
719 int second_port_cmd640
= 0, rc
;
720 const char *bus_type
, *port2
;
722 struct ide_hw hw
[2], *hws
[2];
724 if (cmd640_vlb
&& probe_for_cmd640_vlb()) {
728 /* Find out what kind of PCI probing is supported otherwise
729 Justin Gibbs will sulk.. */
730 if (pci_conf1() && probe_for_cmd640_pci1())
731 bus_type
= "PCI (type1)";
732 else if (pci_conf2() && probe_for_cmd640_pci2())
733 bus_type
= "PCI (type2)";
738 * Undocumented magic (there is no 0x5b reg in specs)
740 put_cmd640_reg(0x5b, 0xbd);
741 if (get_cmd640_reg(0x5b) != 0xbd) {
742 printk(KERN_ERR
"ide: cmd640 init failed: wrong value in reg 0x5b\n");
745 put_cmd640_reg(0x5b, 0);
747 #ifdef CMD640_DUMP_REGS
752 * Documented magic begins here
754 cfr
= get_cmd640_reg(CFR
);
755 cmd640_chip_version
= cfr
& CFR_DEVREV
;
756 if (cmd640_chip_version
== 0) {
757 printk("ide: bad cmd640 revision: %d\n", cmd640_chip_version
);
761 rc
= cmd640x_init_one(0x1f0, 0x3f6);
765 rc
= cmd640x_init_one(0x170, 0x376);
767 release_region(0x3f6, 1);
768 release_region(0x1f0, 8);
772 memset(&hw
, 0, sizeof(hw
));
774 ide_std_init_ports(&hw
[0], 0x1f0, 0x3f6);
777 ide_std_init_ports(&hw
[1], 0x170, 0x376);
780 printk(KERN_INFO
"cmd640: buggy cmd640%c interface on %s, config=0x%02x"
781 "\n", 'a' + cmd640_chip_version
- 1, bus_type
, cfr
);
784 * Initialize data for primary port
789 * Ensure compatibility by always using the slowest timings
790 * for access to the drive's command register block,
791 * and reset the prefetch burstsize to default (512 bytes).
793 * Maybe we need a way to NOT do these on *some* systems?
795 put_cmd640_reg(CMDTIM
, 0);
796 put_cmd640_reg(BRST
, 0x40);
798 b
= get_cmd640_reg(CNTRL
);
801 * Try to enable the secondary interface, if not already enabled
803 if (secondary_port_responding()) {
804 if ((b
& CNTRL_ENA_2ND
)) {
805 second_port_cmd640
= 1;
807 } else if (cmd640_vlb
) {
808 second_port_cmd640
= 1;
811 port2
= "not cmd640";
813 put_cmd640_reg(CNTRL
, b
^ CNTRL_ENA_2ND
); /* toggle the bit */
814 if (secondary_port_responding()) {
815 second_port_cmd640
= 1;
818 put_cmd640_reg(CNTRL
, b
); /* restore original setting */
819 port2
= "not responding";
824 * Initialize data for secondary cmd640 port, if enabled
826 if (second_port_cmd640
)
829 printk(KERN_INFO
"cmd640: %sserialized, secondary interface %s\n",
830 second_port_cmd640
? "" : "not ", port2
);
832 #ifdef CMD640_DUMP_REGS
836 return ide_host_add(&cmd640_port_info
, hws
, second_port_cmd640
? 2 : 1,
840 module_param_named(probe_vlb
, cmd640_vlb
, bool, 0);
841 MODULE_PARM_DESC(probe_vlb
, "probe for VLB version of CMD640 chipset");
843 module_init(cmd640x_init
);
845 MODULE_LICENSE("GPL");