2 * omap-mcbsp.c -- OMAP ALSA SoC DAI driver using McBSP port
4 * Copyright (C) 2008 Nokia Corporation
6 * Contact: Jarkko Nikula <jarkko.nikula@nokia.com>
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * version 2 as published by the Free Software Foundation.
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
24 #include <linux/init.h>
25 #include <linux/module.h>
26 #include <linux/device.h>
27 #include <sound/core.h>
28 #include <sound/pcm.h>
29 #include <sound/pcm_params.h>
30 #include <sound/initval.h>
31 #include <sound/soc.h>
33 #include <mach/control.h>
35 #include <mach/mcbsp.h>
36 #include "omap-mcbsp.h"
39 #define OMAP_MCBSP_RATES (SNDRV_PCM_RATE_44100 | \
40 SNDRV_PCM_RATE_48000 | \
43 struct omap_mcbsp_data
{
45 struct omap_mcbsp_reg_cfg regs
;
48 * Flags indicating is the bus already activated and configured by
55 #define to_mcbsp(priv) container_of((priv), struct omap_mcbsp_data, bus_id)
57 static struct omap_mcbsp_data mcbsp_data
[NUM_LINKS
];
60 * Stream DMA parameters. DMA request line and port address are set runtime
61 * since they are different between OMAP1 and later OMAPs
63 static struct omap_pcm_dma_data omap_mcbsp_dai_dma_params
[NUM_LINKS
][2];
65 #if defined(CONFIG_ARCH_OMAP15XX) || defined(CONFIG_ARCH_OMAP16XX)
66 static const int omap1_dma_reqs
[][2] = {
67 { OMAP_DMA_MCBSP1_TX
, OMAP_DMA_MCBSP1_RX
},
68 { OMAP_DMA_MCBSP2_TX
, OMAP_DMA_MCBSP2_RX
},
69 { OMAP_DMA_MCBSP3_TX
, OMAP_DMA_MCBSP3_RX
},
71 static const unsigned long omap1_mcbsp_port
[][2] = {
72 { OMAP1510_MCBSP1_BASE
+ OMAP_MCBSP_REG_DXR1
,
73 OMAP1510_MCBSP1_BASE
+ OMAP_MCBSP_REG_DRR1
},
74 { OMAP1510_MCBSP2_BASE
+ OMAP_MCBSP_REG_DXR1
,
75 OMAP1510_MCBSP2_BASE
+ OMAP_MCBSP_REG_DRR1
},
76 { OMAP1510_MCBSP3_BASE
+ OMAP_MCBSP_REG_DXR1
,
77 OMAP1510_MCBSP3_BASE
+ OMAP_MCBSP_REG_DRR1
},
80 static const int omap1_dma_reqs
[][2] = {};
81 static const unsigned long omap1_mcbsp_port
[][2] = {};
84 #if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
85 static const int omap24xx_dma_reqs
[][2] = {
86 { OMAP24XX_DMA_MCBSP1_TX
, OMAP24XX_DMA_MCBSP1_RX
},
87 { OMAP24XX_DMA_MCBSP2_TX
, OMAP24XX_DMA_MCBSP2_RX
},
88 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP34XX)
89 { OMAP24XX_DMA_MCBSP3_TX
, OMAP24XX_DMA_MCBSP3_RX
},
90 { OMAP24XX_DMA_MCBSP4_TX
, OMAP24XX_DMA_MCBSP4_RX
},
91 { OMAP24XX_DMA_MCBSP5_TX
, OMAP24XX_DMA_MCBSP5_RX
},
95 static const int omap24xx_dma_reqs
[][2] = {};
98 #if defined(CONFIG_ARCH_OMAP2420)
99 static const unsigned long omap2420_mcbsp_port
[][2] = {
100 { OMAP24XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DXR1
,
101 OMAP24XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DRR1
},
102 { OMAP24XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DXR1
,
103 OMAP24XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DRR1
},
106 static const unsigned long omap2420_mcbsp_port
[][2] = {};
109 #if defined(CONFIG_ARCH_OMAP2430)
110 static const unsigned long omap2430_mcbsp_port
[][2] = {
111 { OMAP24XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DXR
,
112 OMAP24XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DRR
},
113 { OMAP24XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DXR
,
114 OMAP24XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DRR
},
115 { OMAP2430_MCBSP3_BASE
+ OMAP_MCBSP_REG_DXR
,
116 OMAP2430_MCBSP3_BASE
+ OMAP_MCBSP_REG_DRR
},
117 { OMAP2430_MCBSP4_BASE
+ OMAP_MCBSP_REG_DXR
,
118 OMAP2430_MCBSP4_BASE
+ OMAP_MCBSP_REG_DRR
},
119 { OMAP2430_MCBSP5_BASE
+ OMAP_MCBSP_REG_DXR
,
120 OMAP2430_MCBSP5_BASE
+ OMAP_MCBSP_REG_DRR
},
123 static const unsigned long omap2430_mcbsp_port
[][2] = {};
126 #if defined(CONFIG_ARCH_OMAP34XX)
127 static const unsigned long omap34xx_mcbsp_port
[][2] = {
128 { OMAP34XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DXR
,
129 OMAP34XX_MCBSP1_BASE
+ OMAP_MCBSP_REG_DRR
},
130 { OMAP34XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DXR
,
131 OMAP34XX_MCBSP2_BASE
+ OMAP_MCBSP_REG_DRR
},
132 { OMAP34XX_MCBSP3_BASE
+ OMAP_MCBSP_REG_DXR
,
133 OMAP34XX_MCBSP3_BASE
+ OMAP_MCBSP_REG_DRR
},
134 { OMAP34XX_MCBSP4_BASE
+ OMAP_MCBSP_REG_DXR
,
135 OMAP34XX_MCBSP4_BASE
+ OMAP_MCBSP_REG_DRR
},
136 { OMAP34XX_MCBSP5_BASE
+ OMAP_MCBSP_REG_DXR
,
137 OMAP34XX_MCBSP5_BASE
+ OMAP_MCBSP_REG_DRR
},
140 static const unsigned long omap34xx_mcbsp_port
[][2] = {};
143 static int omap_mcbsp_dai_startup(struct snd_pcm_substream
*substream
)
145 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
146 struct snd_soc_dai
*cpu_dai
= rtd
->dai
->cpu_dai
;
147 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
150 if (!cpu_dai
->active
)
151 err
= omap_mcbsp_request(mcbsp_data
->bus_id
);
156 static void omap_mcbsp_dai_shutdown(struct snd_pcm_substream
*substream
)
158 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
159 struct snd_soc_dai
*cpu_dai
= rtd
->dai
->cpu_dai
;
160 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
162 if (!cpu_dai
->active
) {
163 omap_mcbsp_free(mcbsp_data
->bus_id
);
164 mcbsp_data
->configured
= 0;
168 static int omap_mcbsp_dai_trigger(struct snd_pcm_substream
*substream
, int cmd
)
170 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
171 struct snd_soc_dai
*cpu_dai
= rtd
->dai
->cpu_dai
;
172 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
176 case SNDRV_PCM_TRIGGER_START
:
177 case SNDRV_PCM_TRIGGER_RESUME
:
178 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE
:
179 if (!mcbsp_data
->active
++)
180 omap_mcbsp_start(mcbsp_data
->bus_id
);
183 case SNDRV_PCM_TRIGGER_STOP
:
184 case SNDRV_PCM_TRIGGER_SUSPEND
:
185 case SNDRV_PCM_TRIGGER_PAUSE_PUSH
:
186 if (!--mcbsp_data
->active
)
187 omap_mcbsp_stop(mcbsp_data
->bus_id
);
196 static int omap_mcbsp_dai_hw_params(struct snd_pcm_substream
*substream
,
197 struct snd_pcm_hw_params
*params
)
199 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
200 struct snd_soc_dai
*cpu_dai
= rtd
->dai
->cpu_dai
;
201 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
202 struct omap_mcbsp_reg_cfg
*regs
= &mcbsp_data
->regs
;
203 int dma
, bus_id
= mcbsp_data
->bus_id
, id
= cpu_dai
->id
;
207 if (cpu_class_is_omap1()) {
208 dma
= omap1_dma_reqs
[bus_id
][substream
->stream
];
209 port
= omap1_mcbsp_port
[bus_id
][substream
->stream
];
210 } else if (cpu_is_omap2420()) {
211 dma
= omap24xx_dma_reqs
[bus_id
][substream
->stream
];
212 port
= omap2420_mcbsp_port
[bus_id
][substream
->stream
];
213 } else if (cpu_is_omap2430()) {
214 dma
= omap24xx_dma_reqs
[bus_id
][substream
->stream
];
215 port
= omap2430_mcbsp_port
[bus_id
][substream
->stream
];
216 } else if (cpu_is_omap343x()) {
217 dma
= omap24xx_dma_reqs
[bus_id
][substream
->stream
];
218 port
= omap34xx_mcbsp_port
[bus_id
][substream
->stream
];
222 omap_mcbsp_dai_dma_params
[id
][substream
->stream
].name
=
223 substream
->stream
? "Audio Capture" : "Audio Playback";
224 omap_mcbsp_dai_dma_params
[id
][substream
->stream
].dma_req
= dma
;
225 omap_mcbsp_dai_dma_params
[id
][substream
->stream
].port_addr
= port
;
226 cpu_dai
->dma_data
= &omap_mcbsp_dai_dma_params
[id
][substream
->stream
];
228 if (mcbsp_data
->configured
) {
229 /* McBSP already configured by another stream */
233 switch (params_channels(params
)) {
235 /* Set 1 word per (McBPSP) frame and use dual-phase frames */
236 regs
->rcr2
|= RFRLEN2(1 - 1) | RPHASE
;
237 regs
->rcr1
|= RFRLEN1(1 - 1);
238 regs
->xcr2
|= XFRLEN2(1 - 1) | XPHASE
;
239 regs
->xcr1
|= XFRLEN1(1 - 1);
242 /* Unsupported number of channels */
246 switch (params_format(params
)) {
247 case SNDRV_PCM_FORMAT_S16_LE
:
248 /* Set word lengths */
250 regs
->rcr2
|= RWDLEN2(OMAP_MCBSP_WORD_16
);
251 regs
->rcr1
|= RWDLEN1(OMAP_MCBSP_WORD_16
);
252 regs
->xcr2
|= XWDLEN2(OMAP_MCBSP_WORD_16
);
253 regs
->xcr1
|= XWDLEN1(OMAP_MCBSP_WORD_16
);
256 /* Unsupported PCM format */
260 /* Set FS period and length in terms of bit clock periods */
261 switch (mcbsp_data
->fmt
& SND_SOC_DAIFMT_FORMAT_MASK
) {
262 case SND_SOC_DAIFMT_I2S
:
263 regs
->srgr2
|= FPER(wlen
* 2 - 1);
264 regs
->srgr1
|= FWID(wlen
- 1);
266 case SND_SOC_DAIFMT_DSP_A
:
267 regs
->srgr2
|= FPER(wlen
* 2 - 1);
268 regs
->srgr1
|= FWID(wlen
* 2 - 2);
272 omap_mcbsp_config(bus_id
, &mcbsp_data
->regs
);
273 mcbsp_data
->configured
= 1;
279 * This must be called before _set_clkdiv and _set_sysclk since McBSP register
280 * cache is initialized here
282 static int omap_mcbsp_dai_set_dai_fmt(struct snd_soc_dai
*cpu_dai
,
285 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
286 struct omap_mcbsp_reg_cfg
*regs
= &mcbsp_data
->regs
;
288 if (mcbsp_data
->configured
)
291 mcbsp_data
->fmt
= fmt
;
292 memset(regs
, 0, sizeof(*regs
));
293 /* Generic McBSP register settings */
294 regs
->spcr2
|= XINTM(3) | FREE
;
295 regs
->spcr1
|= RINTM(3);
299 switch (fmt
& SND_SOC_DAIFMT_FORMAT_MASK
) {
300 case SND_SOC_DAIFMT_I2S
:
301 /* 1-bit data delay */
302 regs
->rcr2
|= RDATDLY(1);
303 regs
->xcr2
|= XDATDLY(1);
305 case SND_SOC_DAIFMT_DSP_A
:
306 /* 0-bit data delay */
307 regs
->rcr2
|= RDATDLY(0);
308 regs
->xcr2
|= XDATDLY(0);
311 /* Unsupported data format */
315 switch (fmt
& SND_SOC_DAIFMT_MASTER_MASK
) {
316 case SND_SOC_DAIFMT_CBS_CFS
:
317 /* McBSP master. Set FS and bit clocks as outputs */
318 regs
->pcr0
|= FSXM
| FSRM
|
320 /* Sample rate generator drives the FS */
323 case SND_SOC_DAIFMT_CBM_CFM
:
327 /* Unsupported master/slave configuration */
331 /* Set bit clock (CLKX/CLKR) and FS polarities */
332 switch (fmt
& SND_SOC_DAIFMT_INV_MASK
) {
333 case SND_SOC_DAIFMT_NB_NF
:
336 * FS active low. TX data driven on falling edge of bit clock
337 * and RX data sampled on rising edge of bit clock.
339 regs
->pcr0
|= FSXP
| FSRP
|
342 case SND_SOC_DAIFMT_NB_IF
:
343 regs
->pcr0
|= CLKXP
| CLKRP
;
345 case SND_SOC_DAIFMT_IB_NF
:
346 regs
->pcr0
|= FSXP
| FSRP
;
348 case SND_SOC_DAIFMT_IB_IF
:
357 static int omap_mcbsp_dai_set_clkdiv(struct snd_soc_dai
*cpu_dai
,
360 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
361 struct omap_mcbsp_reg_cfg
*regs
= &mcbsp_data
->regs
;
363 if (div_id
!= OMAP_MCBSP_CLKGDV
)
366 regs
->srgr1
|= CLKGDV(div
- 1);
371 static int omap_mcbsp_dai_set_clks_src(struct omap_mcbsp_data
*mcbsp_data
,
375 u16 reg
, reg_devconf1
= OMAP243X_CONTROL_DEVCONF1
;
377 if (cpu_class_is_omap1()) {
378 /* OMAP1's can use only external source clock */
379 if (unlikely(clk_id
== OMAP_MCBSP_SYSCLK_CLKS_FCLK
))
385 if (cpu_is_omap2420() && mcbsp_data
->bus_id
> 1)
388 if (cpu_is_omap343x())
389 reg_devconf1
= OMAP343X_CONTROL_DEVCONF1
;
391 switch (mcbsp_data
->bus_id
) {
393 reg
= OMAP2_CONTROL_DEVCONF0
;
397 reg
= OMAP2_CONTROL_DEVCONF0
;
416 if (clk_id
== OMAP_MCBSP_SYSCLK_CLKS_FCLK
)
417 omap_ctrl_writel(omap_ctrl_readl(reg
) & ~(1 << sel_bit
), reg
);
419 omap_ctrl_writel(omap_ctrl_readl(reg
) | (1 << sel_bit
), reg
);
424 static int omap_mcbsp_dai_set_dai_sysclk(struct snd_soc_dai
*cpu_dai
,
425 int clk_id
, unsigned int freq
,
428 struct omap_mcbsp_data
*mcbsp_data
= to_mcbsp(cpu_dai
->private_data
);
429 struct omap_mcbsp_reg_cfg
*regs
= &mcbsp_data
->regs
;
433 case OMAP_MCBSP_SYSCLK_CLK
:
434 regs
->srgr2
|= CLKSM
;
436 case OMAP_MCBSP_SYSCLK_CLKS_FCLK
:
437 case OMAP_MCBSP_SYSCLK_CLKS_EXT
:
438 err
= omap_mcbsp_dai_set_clks_src(mcbsp_data
, clk_id
);
441 case OMAP_MCBSP_SYSCLK_CLKX_EXT
:
442 regs
->srgr2
|= CLKSM
;
443 case OMAP_MCBSP_SYSCLK_CLKR_EXT
:
444 regs
->pcr0
|= SCLKME
;
453 #define OMAP_MCBSP_DAI_BUILDER(link_id) \
455 .name = "omap-mcbsp-dai-(link_id)", \
457 .type = SND_SOC_DAI_I2S, \
461 .rates = OMAP_MCBSP_RATES, \
462 .formats = SNDRV_PCM_FMTBIT_S16_LE, \
467 .rates = OMAP_MCBSP_RATES, \
468 .formats = SNDRV_PCM_FMTBIT_S16_LE, \
471 .startup = omap_mcbsp_dai_startup, \
472 .shutdown = omap_mcbsp_dai_shutdown, \
473 .trigger = omap_mcbsp_dai_trigger, \
474 .hw_params = omap_mcbsp_dai_hw_params, \
477 .set_fmt = omap_mcbsp_dai_set_dai_fmt, \
478 .set_clkdiv = omap_mcbsp_dai_set_clkdiv, \
479 .set_sysclk = omap_mcbsp_dai_set_dai_sysclk, \
481 .private_data = &mcbsp_data[(link_id)].bus_id, \
484 struct snd_soc_dai omap_mcbsp_dai
[] = {
485 OMAP_MCBSP_DAI_BUILDER(0),
486 OMAP_MCBSP_DAI_BUILDER(1),
488 OMAP_MCBSP_DAI_BUILDER(2),
491 OMAP_MCBSP_DAI_BUILDER(3),
492 OMAP_MCBSP_DAI_BUILDER(4),
496 EXPORT_SYMBOL_GPL(omap_mcbsp_dai
);
498 MODULE_AUTHOR("Jarkko Nikula <jarkko.nikula@nokia.com>");
499 MODULE_DESCRIPTION("OMAP I2S SoC Interface");
500 MODULE_LICENSE("GPL");