?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
drm/i915: Wait for the clocks to stabilise before updating PLLs
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / gpu / drm / i915 / intel_ringbuffer.c
blob38096080a3de125fbf2696a384ec70bdc9f15941
1 /*
2 * Copyright © 2008-2010 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Zou Nan hai <nanhai.zou@intel.com>
26 * Xiang Hai hao<haihao.xiang@intel.com>
27 *
28 */
29
30 #include "drmP.h"
31 #include "drm.h"
32 #include "i915_drv.h"
33 #include "i915_drm.h"
34 #include "i915_trace.h"
35 #include "intel_drv.h"
36
37 /*
38 * 965+ support PIPE_CONTROL commands, which provide finer grained control
39 * over cache flushing.
40 */
41 struct pipe_control {
42 struct drm_i915_gem_object *obj;
43 volatile u32 *cpu_page;
44 u32 gtt_offset;
45 };
46
47 static inline int ring_space(struct intel_ring_buffer *ring)
48 {
49 int space = (ring->head & HEAD_ADDR) - (ring->tail + 8);
50 if (space < 0)
51 space += ring->size;
52 return space;
53 }
54
55 static int
56 gen2_render_ring_flush(struct intel_ring_buffer *ring,
57 u32 invalidate_domains,
58 u32 flush_domains)
59 {
60 u32 cmd;
61 int ret;
62
63 cmd = MI_FLUSH;
64 if (((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER) == 0)
65 cmd |= MI_NO_WRITE_FLUSH;
66
67 if (invalidate_domains & I915_GEM_DOMAIN_SAMPLER)
68 cmd |= MI_READ_FLUSH;
69
70 ret = intel_ring_begin(ring, 2);
71 if (ret)
72 return ret;
73
74 intel_ring_emit(ring, cmd);
75 intel_ring_emit(ring, MI_NOOP);
76 intel_ring_advance(ring);
77
78 return 0;
79 }
80
81 static int
82 gen4_render_ring_flush(struct intel_ring_buffer *ring,
83 u32 invalidate_domains,
84 u32 flush_domains)
85 {
86 struct drm_device *dev = ring->dev;
87 u32 cmd;
88 int ret;
89
90 /*
91 * read/write caches:
92 *
93 * I915_GEM_DOMAIN_RENDER is always invalidated, but is
94 * only flushed if MI_NO_WRITE_FLUSH is unset. On 965, it is
95 * also flushed at 2d versus 3d pipeline switches.
96 *
97 * read-only caches:
98 *
99 * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if
100 * MI_READ_FLUSH is set, and is always flushed on 965.
101 *
102 * I915_GEM_DOMAIN_COMMAND may not exist?
103 *
104 * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is
105 * invalidated when MI_EXE_FLUSH is set.
106 *
107 * I915_GEM_DOMAIN_VERTEX, which exists on 965, is
108 * invalidated with every MI_FLUSH.
109 *
110 * TLBs:
111 *
112 * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND
113 * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and
114 * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER
115 * are flushed at any MI_FLUSH.
116 */
117
118 cmd = MI_FLUSH | MI_NO_WRITE_FLUSH;
119 if ((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER)
120 cmd &= ~MI_NO_WRITE_FLUSH;
121 if (invalidate_domains & I915_GEM_DOMAIN_INSTRUCTION)
122 cmd |= MI_EXE_FLUSH;
123
124 if (invalidate_domains & I915_GEM_DOMAIN_COMMAND &&
125 (IS_G4X(dev) || IS_GEN5(dev)))
126 cmd |= MI_INVALIDATE_ISP;
127
128 ret = intel_ring_begin(ring, 2);
129 if (ret)
130 return ret;
131
132 intel_ring_emit(ring, cmd);
133 intel_ring_emit(ring, MI_NOOP);
134 intel_ring_advance(ring);
135
136 return 0;
137 }
138
139 /**
140 * Emits a PIPE_CONTROL with a non-zero post-sync operation, for
141 * implementing two workarounds on gen6. From section 1.4.7.1
142 * "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1:
143 *
144 * [DevSNB-C+{W/A}] Before any depth stall flush (including those
145 * produced by non-pipelined state commands), software needs to first
146 * send a PIPE_CONTROL with no bits set except Post-Sync Operation !=
147 * 0.
148 *
149 * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable
150 * =1, a PIPE_CONTROL with any non-zero post-sync-op is required.
151 *
152 * And the workaround for these two requires this workaround first:
153 *
154 * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent
155 * BEFORE the pipe-control with a post-sync op and no write-cache
156 * flushes.
157 *
158 * And this last workaround is tricky because of the requirements on
159 * that bit. From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM
160 * volume 2 part 1:
161 *
162 * "1 of the following must also be set:
163 * - Render Target Cache Flush Enable ([12] of DW1)
164 * - Depth Cache Flush Enable ([0] of DW1)
165 * - Stall at Pixel Scoreboard ([1] of DW1)
166 * - Depth Stall ([13] of DW1)
167 * - Post-Sync Operation ([13] of DW1)
168 * - Notify Enable ([8] of DW1)"
169 *
170 * The cache flushes require the workaround flush that triggered this
171 * one, so we can't use it. Depth stall would trigger the same.
172 * Post-sync nonzero is what triggered this second workaround, so we
173 * can't use that one either. Notify enable is IRQs, which aren't
174 * really our business. That leaves only stall at scoreboard.
175 */
176 static int
177 intel_emit_post_sync_nonzero_flush(struct intel_ring_buffer *ring)
178 {
179 struct pipe_control *pc = ring->private;
180 u32 scratch_addr = pc->gtt_offset + 128;
181 int ret;
182
183
184 ret = intel_ring_begin(ring, 6);
185 if (ret)
186 return ret;
187
188 intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5));
189 intel_ring_emit(ring, PIPE_CONTROL_CS_STALL |
190 PIPE_CONTROL_STALL_AT_SCOREBOARD);
191 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */
192 intel_ring_emit(ring, 0); /* low dword */
193 intel_ring_emit(ring, 0); /* high dword */
194 intel_ring_emit(ring, MI_NOOP);
195 intel_ring_advance(ring);
196
197 ret = intel_ring_begin(ring, 6);
198 if (ret)
199 return ret;
200
201 intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5));
202 intel_ring_emit(ring, PIPE_CONTROL_QW_WRITE);
203 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */
204 intel_ring_emit(ring, 0);
205 intel_ring_emit(ring, 0);
206 intel_ring_emit(ring, MI_NOOP);
207 intel_ring_advance(ring);
208
209 return 0;
210 }
211
212 static int
213 gen6_render_ring_flush(struct intel_ring_buffer *ring,
214 u32 invalidate_domains, u32 flush_domains)
215 {
216 u32 flags = 0;
217 struct pipe_control *pc = ring->private;
218 u32 scratch_addr = pc->gtt_offset + 128;
219 int ret;
220
221 /* Force SNB workarounds for PIPE_CONTROL flushes */
222 intel_emit_post_sync_nonzero_flush(ring);
223
224 /* Just flush everything. Experiments have shown that reducing the
225 * number of bits based on the write domains has little performance
226 * impact.
227 */
228 flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH;
229 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE;
230 flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE;
231 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH;
232 flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE;
233 flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE;
234 flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE;
235
236 ret = intel_ring_begin(ring, 6);
237 if (ret)
238 return ret;
239
240 intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5));
241 intel_ring_emit(ring, flags);
242 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT);
243 intel_ring_emit(ring, 0); /* lower dword */
244 intel_ring_emit(ring, 0); /* uppwer dword */
245 intel_ring_emit(ring, MI_NOOP);
246 intel_ring_advance(ring);
247
248 return 0;
249 }
250
251 static void ring_write_tail(struct intel_ring_buffer *ring,
252 u32 value)
253 {
254 drm_i915_private_t *dev_priv = ring->dev->dev_private;
255 I915_WRITE_TAIL(ring, value);
256 }
257
258 u32 intel_ring_get_active_head(struct intel_ring_buffer *ring)
259 {
260 drm_i915_private_t *dev_priv = ring->dev->dev_private;
261 u32 acthd_reg = INTEL_INFO(ring->dev)->gen >= 4 ?
262 RING_ACTHD(ring->mmio_base) : ACTHD;
263
264 return I915_READ(acthd_reg);
265 }
266
267 static int init_ring_common(struct intel_ring_buffer *ring)
268 {
269 drm_i915_private_t *dev_priv = ring->dev->dev_private;
270 struct drm_i915_gem_object *obj = ring->obj;
271 u32 head;
272
273 /* Stop the ring if it's running. */
274 I915_WRITE_CTL(ring, 0);
275 I915_WRITE_HEAD(ring, 0);
276 ring->write_tail(ring, 0);
277
278 /* Initialize the ring. */
279 I915_WRITE_START(ring, obj->gtt_offset);
280 head = I915_READ_HEAD(ring) & HEAD_ADDR;
281
282 /* G45 ring initialization fails to reset head to zero */
283 if (head != 0) {
284 DRM_DEBUG_KMS("%s head not reset to zero "
285 "ctl %08x head %08x tail %08x start %08x\n",
286 ring->name,
287 I915_READ_CTL(ring),
288 I915_READ_HEAD(ring),
289 I915_READ_TAIL(ring),
290 I915_READ_START(ring));
291
292 I915_WRITE_HEAD(ring, 0);
293
294 if (I915_READ_HEAD(ring) & HEAD_ADDR) {
295 DRM_ERROR("failed to set %s head to zero "
296 "ctl %08x head %08x tail %08x start %08x\n",
297 ring->name,
298 I915_READ_CTL(ring),
299 I915_READ_HEAD(ring),
300 I915_READ_TAIL(ring),
301 I915_READ_START(ring));
302 }
303 }
304
305 I915_WRITE_CTL(ring,
306 ((ring->size - PAGE_SIZE) & RING_NR_PAGES)
307 | RING_VALID);
308
309 /* If the head is still not zero, the ring is dead */
310 if (wait_for((I915_READ_CTL(ring) & RING_VALID) != 0 &&
311 I915_READ_START(ring) == obj->gtt_offset &&
312 (I915_READ_HEAD(ring) & HEAD_ADDR) == 0, 50)) {
313 DRM_ERROR("%s initialization failed "
314 "ctl %08x head %08x tail %08x start %08x\n",
315 ring->name,
316 I915_READ_CTL(ring),
317 I915_READ_HEAD(ring),
318 I915_READ_TAIL(ring),
319 I915_READ_START(ring));
320 return -EIO;
321 }
322
323 if (!drm_core_check_feature(ring->dev, DRIVER_MODESET))
324 i915_kernel_lost_context(ring->dev);
325 else {
326 ring->head = I915_READ_HEAD(ring);
327 ring->tail = I915_READ_TAIL(ring) & TAIL_ADDR;
328 ring->space = ring_space(ring);
329 }
330
331 return 0;
332 }
333
334 static int
335 init_pipe_control(struct intel_ring_buffer *ring)
336 {
337 struct pipe_control *pc;
338 struct drm_i915_gem_object *obj;
339 int ret;
340
341 if (ring->private)
342 return 0;
343
344 pc = kmalloc(sizeof(*pc), GFP_KERNEL);
345 if (!pc)
346 return -ENOMEM;
347
348 obj = i915_gem_alloc_object(ring->dev, 4096);
349 if (obj == NULL) {
350 DRM_ERROR("Failed to allocate seqno page\n");
351 ret = -ENOMEM;
352 goto err;
353 }
354
355 i915_gem_object_set_cache_level(obj, I915_CACHE_LLC);
356
357 ret = i915_gem_object_pin(obj, 4096, true);
358 if (ret)
359 goto err_unref;
360
361 pc->gtt_offset = obj->gtt_offset;
362 pc->cpu_page = kmap(obj->pages[0]);
363 if (pc->cpu_page == NULL)
364 goto err_unpin;
365
366 pc->obj = obj;
367 ring->private = pc;
368 return 0;
369
370 err_unpin:
371 i915_gem_object_unpin(obj);
372 err_unref:
373 drm_gem_object_unreference(&obj->base);
374 err:
375 kfree(pc);
376 return ret;
377 }
378
379 static void
380 cleanup_pipe_control(struct intel_ring_buffer *ring)
381 {
382 struct pipe_control *pc = ring->private;
383 struct drm_i915_gem_object *obj;
384
385 if (!ring->private)
386 return;
387
388 obj = pc->obj;
389 kunmap(obj->pages[0]);
390 i915_gem_object_unpin(obj);
391 drm_gem_object_unreference(&obj->base);
392
393 kfree(pc);
394 ring->private = NULL;
395 }
396
397 static int init_render_ring(struct intel_ring_buffer *ring)
398 {
399 struct drm_device *dev = ring->dev;
400 struct drm_i915_private *dev_priv = dev->dev_private;
401 int ret = init_ring_common(ring);
402
403 if (INTEL_INFO(dev)->gen > 3) {
404 I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH));
405 if (IS_GEN7(dev))
406 I915_WRITE(GFX_MODE_GEN7,
407 _MASKED_BIT_DISABLE(GFX_TLB_INVALIDATE_ALWAYS) |
408 _MASKED_BIT_ENABLE(GFX_REPLAY_MODE));
409 }
410
411 if (INTEL_INFO(dev)->gen >= 5) {
412 ret = init_pipe_control(ring);
413 if (ret)
414 return ret;
415 }
416
417 if (INTEL_INFO(dev)->gen >= 6)
418 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING));
419
420 return ret;
421 }
422
423 static void render_ring_cleanup(struct intel_ring_buffer *ring)
424 {
425 if (!ring->private)
426 return;
427
428 cleanup_pipe_control(ring);
429 }
430
431 static void
432 update_mboxes(struct intel_ring_buffer *ring,
433 u32 seqno,
434 u32 mmio_offset)
435 {
436 intel_ring_emit(ring, MI_SEMAPHORE_MBOX |
437 MI_SEMAPHORE_GLOBAL_GTT |
438 MI_SEMAPHORE_REGISTER |
439 MI_SEMAPHORE_UPDATE);
440 intel_ring_emit(ring, seqno);
441 intel_ring_emit(ring, mmio_offset);
442 }
443
444 /**
445 * gen6_add_request - Update the semaphore mailbox registers
446 *
447 * @ring - ring that is adding a request
448 * @seqno - return seqno stuck into the ring
449 *
450 * Update the mailbox registers in the *other* rings with the current seqno.
451 * This acts like a signal in the canonical semaphore.
452 */
453 static int
454 gen6_add_request(struct intel_ring_buffer *ring,
455 u32 *seqno)
456 {
457 u32 mbox1_reg;
458 u32 mbox2_reg;
459 int ret;
460
461 ret = intel_ring_begin(ring, 10);
462 if (ret)
463 return ret;
464
465 mbox1_reg = ring->signal_mbox[0];
466 mbox2_reg = ring->signal_mbox[1];
467
468 *seqno = i915_gem_next_request_seqno(ring);
469
470 update_mboxes(ring, *seqno, mbox1_reg);
471 update_mboxes(ring, *seqno, mbox2_reg);
472 intel_ring_emit(ring, MI_STORE_DWORD_INDEX);
473 intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT);
474 intel_ring_emit(ring, *seqno);
475 intel_ring_emit(ring, MI_USER_INTERRUPT);
476 intel_ring_advance(ring);
477
478 return 0;
479 }
480
481 /**
482 * intel_ring_sync - sync the waiter to the signaller on seqno
483 *
484 * @waiter - ring that is waiting
485 * @signaller - ring which has, or will signal
486 * @seqno - seqno which the waiter will block on
487 */
488 static int
489 gen6_ring_sync(struct intel_ring_buffer *waiter,
490 struct intel_ring_buffer *signaller,
491 u32 seqno)
492 {
493 int ret;
494 u32 dw1 = MI_SEMAPHORE_MBOX |
495 MI_SEMAPHORE_COMPARE |
496 MI_SEMAPHORE_REGISTER;
497
498 /* Throughout all of the GEM code, seqno passed implies our current
499 * seqno is >= the last seqno executed. However for hardware the
500 * comparison is strictly greater than.
501 */
502 seqno -= 1;
503
504 WARN_ON(signaller->semaphore_register[waiter->id] ==
505 MI_SEMAPHORE_SYNC_INVALID);
506
507 ret = intel_ring_begin(waiter, 4);
508 if (ret)
509 return ret;
510
511 intel_ring_emit(waiter,
512 dw1 | signaller->semaphore_register[waiter->id]);
513 intel_ring_emit(waiter, seqno);
514 intel_ring_emit(waiter, 0);
515 intel_ring_emit(waiter, MI_NOOP);
516 intel_ring_advance(waiter);
517
518 return 0;
519 }
520
521 #define PIPE_CONTROL_FLUSH(ring__, addr__) \
522 do { \
523 intel_ring_emit(ring__, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | \
524 PIPE_CONTROL_DEPTH_STALL); \
525 intel_ring_emit(ring__, (addr__) | PIPE_CONTROL_GLOBAL_GTT); \
526 intel_ring_emit(ring__, 0); \
527 intel_ring_emit(ring__, 0); \
528 } while (0)
529
530 static int
531 pc_render_add_request(struct intel_ring_buffer *ring,
532 u32 *result)
533 {
534 u32 seqno = i915_gem_next_request_seqno(ring);
535 struct pipe_control *pc = ring->private;
536 u32 scratch_addr = pc->gtt_offset + 128;
537 int ret;
538
539 /* For Ironlake, MI_USER_INTERRUPT was deprecated and apparently
540 * incoherent with writes to memory, i.e. completely fubar,
541 * so we need to use PIPE_NOTIFY instead.
542 *
543 * However, we also need to workaround the qword write
544 * incoherence by flushing the 6 PIPE_NOTIFY buffers out to
545 * memory before requesting an interrupt.
546 */
547 ret = intel_ring_begin(ring, 32);
548 if (ret)
549 return ret;
550
551 intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |
552 PIPE_CONTROL_WRITE_FLUSH |
553 PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE);
554 intel_ring_emit(ring, pc->gtt_offset | PIPE_CONTROL_GLOBAL_GTT);
555 intel_ring_emit(ring, seqno);
556 intel_ring_emit(ring, 0);
557 PIPE_CONTROL_FLUSH(ring, scratch_addr);
558 scratch_addr += 128; /* write to separate cachelines */
559 PIPE_CONTROL_FLUSH(ring, scratch_addr);
560 scratch_addr += 128;
561 PIPE_CONTROL_FLUSH(ring, scratch_addr);
562 scratch_addr += 128;
563 PIPE_CONTROL_FLUSH(ring, scratch_addr);
564 scratch_addr += 128;
565 PIPE_CONTROL_FLUSH(ring, scratch_addr);
566 scratch_addr += 128;
567 PIPE_CONTROL_FLUSH(ring, scratch_addr);
568
569 intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |
570 PIPE_CONTROL_WRITE_FLUSH |
571 PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE |
572 PIPE_CONTROL_NOTIFY);
573 intel_ring_emit(ring, pc->gtt_offset | PIPE_CONTROL_GLOBAL_GTT);
574 intel_ring_emit(ring, seqno);
575 intel_ring_emit(ring, 0);
576 intel_ring_advance(ring);
577
578 *result = seqno;
579 return 0;
580 }
581
582 static u32
583 gen6_ring_get_seqno(struct intel_ring_buffer *ring)
584 {
585 struct drm_device *dev = ring->dev;
586
587 /* Workaround to force correct ordering between irq and seqno writes on
588 * ivb (and maybe also on snb) by reading from a CS register (like
589 * ACTHD) before reading the status page. */
590 if (IS_GEN6(dev) || IS_GEN7(dev))
591 intel_ring_get_active_head(ring);
592 return intel_read_status_page(ring, I915_GEM_HWS_INDEX);
593 }
594
595 static u32
596 ring_get_seqno(struct intel_ring_buffer *ring)
597 {
598 return intel_read_status_page(ring, I915_GEM_HWS_INDEX);
599 }
600
601 static u32
602 pc_render_get_seqno(struct intel_ring_buffer *ring)
603 {
604 struct pipe_control *pc = ring->private;
605 return pc->cpu_page[0];
606 }
607
608 static bool
609 gen5_ring_get_irq(struct intel_ring_buffer *ring)
610 {
611 struct drm_device *dev = ring->dev;
612 drm_i915_private_t *dev_priv = dev->dev_private;
613 unsigned long flags;
614
615 if (!dev->irq_enabled)
616 return false;
617
618 spin_lock_irqsave(&dev_priv->irq_lock, flags);
619 if (ring->irq_refcount++ == 0) {
620 dev_priv->gt_irq_mask &= ~ring->irq_enable_mask;
621 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
622 POSTING_READ(GTIMR);
623 }
624 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
625
626 return true;
627 }
628
629 static void
630 gen5_ring_put_irq(struct intel_ring_buffer *ring)
631 {
632 struct drm_device *dev = ring->dev;
633 drm_i915_private_t *dev_priv = dev->dev_private;
634 unsigned long flags;
635
636 spin_lock_irqsave(&dev_priv->irq_lock, flags);
637 if (--ring->irq_refcount == 0) {
638 dev_priv->gt_irq_mask |= ring->irq_enable_mask;
639 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
640 POSTING_READ(GTIMR);
641 }
642 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
643 }
644
645 static bool
646 i9xx_ring_get_irq(struct intel_ring_buffer *ring)
647 {
648 struct drm_device *dev = ring->dev;
649 drm_i915_private_t *dev_priv = dev->dev_private;
650 unsigned long flags;
651
652 if (!dev->irq_enabled)
653 return false;
654
655 spin_lock_irqsave(&dev_priv->irq_lock, flags);
656 if (ring->irq_refcount++ == 0) {
657 dev_priv->irq_mask &= ~ring->irq_enable_mask;
658 I915_WRITE(IMR, dev_priv->irq_mask);
659 POSTING_READ(IMR);
660 }
661 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
662
663 return true;
664 }
665
666 static void
667 i9xx_ring_put_irq(struct intel_ring_buffer *ring)
668 {
669 struct drm_device *dev = ring->dev;
670 drm_i915_private_t *dev_priv = dev->dev_private;
671 unsigned long flags;
672
673 spin_lock_irqsave(&dev_priv->irq_lock, flags);
674 if (--ring->irq_refcount == 0) {
675 dev_priv->irq_mask |= ring->irq_enable_mask;
676 I915_WRITE(IMR, dev_priv->irq_mask);
677 POSTING_READ(IMR);
678 }
679 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
680 }
681
682 static bool
683 i8xx_ring_get_irq(struct intel_ring_buffer *ring)
684 {
685 struct drm_device *dev = ring->dev;
686 drm_i915_private_t *dev_priv = dev->dev_private;
687 unsigned long flags;
688
689 if (!dev->irq_enabled)
690 return false;
691
692 spin_lock_irqsave(&dev_priv->irq_lock, flags);
693 if (ring->irq_refcount++ == 0) {
694 dev_priv->irq_mask &= ~ring->irq_enable_mask;
695 I915_WRITE16(IMR, dev_priv->irq_mask);
696 POSTING_READ16(IMR);
697 }
698 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
699
700 return true;
701 }
702
703 static void
704 i8xx_ring_put_irq(struct intel_ring_buffer *ring)
705 {
706 struct drm_device *dev = ring->dev;
707 drm_i915_private_t *dev_priv = dev->dev_private;
708 unsigned long flags;
709
710 spin_lock_irqsave(&dev_priv->irq_lock, flags);
711 if (--ring->irq_refcount == 0) {
712 dev_priv->irq_mask |= ring->irq_enable_mask;
713 I915_WRITE16(IMR, dev_priv->irq_mask);
714 POSTING_READ16(IMR);
715 }
716 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
717 }
718
719 void intel_ring_setup_status_page(struct intel_ring_buffer *ring)
720 {
721 struct drm_device *dev = ring->dev;
722 drm_i915_private_t *dev_priv = ring->dev->dev_private;
723 u32 mmio = 0;
724
725 /* The ring status page addresses are no longer next to the rest of
726 * the ring registers as of gen7.
727 */
728 if (IS_GEN7(dev)) {
729 switch (ring->id) {
730 case RCS:
731 mmio = RENDER_HWS_PGA_GEN7;
732 break;
733 case BCS:
734 mmio = BLT_HWS_PGA_GEN7;
735 break;
736 case VCS:
737 mmio = BSD_HWS_PGA_GEN7;
738 break;
739 }
740 } else if (IS_GEN6(ring->dev)) {
741 mmio = RING_HWS_PGA_GEN6(ring->mmio_base);
742 } else {
743 mmio = RING_HWS_PGA(ring->mmio_base);
744 }
745
746 I915_WRITE(mmio, (u32)ring->status_page.gfx_addr);
747 POSTING_READ(mmio);
748 }
749
750 static int
751 bsd_ring_flush(struct intel_ring_buffer *ring,
752 u32 invalidate_domains,
753 u32 flush_domains)
754 {
755 int ret;
756
757 ret = intel_ring_begin(ring, 2);
758 if (ret)
759 return ret;
760
761 intel_ring_emit(ring, MI_FLUSH);
762 intel_ring_emit(ring, MI_NOOP);
763 intel_ring_advance(ring);
764 return 0;
765 }
766
767 static int
768 i9xx_add_request(struct intel_ring_buffer *ring,
769 u32 *result)
770 {
771 u32 seqno;
772 int ret;
773
774 ret = intel_ring_begin(ring, 4);
775 if (ret)
776 return ret;
777
778 seqno = i915_gem_next_request_seqno(ring);
779
780 intel_ring_emit(ring, MI_STORE_DWORD_INDEX);
781 intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT);
782 intel_ring_emit(ring, seqno);
783 intel_ring_emit(ring, MI_USER_INTERRUPT);
784 intel_ring_advance(ring);
785
786 *result = seqno;
787 return 0;
788 }
789
790 static bool
791 gen6_ring_get_irq(struct intel_ring_buffer *ring)
792 {
793 struct drm_device *dev = ring->dev;
794 drm_i915_private_t *dev_priv = dev->dev_private;
795 unsigned long flags;
796
797 if (!dev->irq_enabled)
798 return false;
799
800 /* It looks like we need to prevent the gt from suspending while waiting
801 * for an notifiy irq, otherwise irqs seem to get lost on at least the
802 * blt/bsd rings on ivb. */
803 gen6_gt_force_wake_get(dev_priv);
804
805 spin_lock_irqsave(&dev_priv->irq_lock, flags);
806 if (ring->irq_refcount++ == 0) {
807 I915_WRITE_IMR(ring, ~ring->irq_enable_mask);
808 dev_priv->gt_irq_mask &= ~ring->irq_enable_mask;
809 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
810 POSTING_READ(GTIMR);
811 }
812 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
813
814 return true;
815 }
816
817 static void
818 gen6_ring_put_irq(struct intel_ring_buffer *ring)
819 {
820 struct drm_device *dev = ring->dev;
821 drm_i915_private_t *dev_priv = dev->dev_private;
822 unsigned long flags;
823
824 spin_lock_irqsave(&dev_priv->irq_lock, flags);
825 if (--ring->irq_refcount == 0) {
826 I915_WRITE_IMR(ring, ~0);
827 dev_priv->gt_irq_mask |= ring->irq_enable_mask;
828 I915_WRITE(GTIMR, dev_priv->gt_irq_mask);
829 POSTING_READ(GTIMR);
830 }
831 spin_unlock_irqrestore(&dev_priv->irq_lock, flags);
832
833 gen6_gt_force_wake_put(dev_priv);
834 }
835
836 static int
837 i965_dispatch_execbuffer(struct intel_ring_buffer *ring, u32 offset, u32 length)
838 {
839 int ret;
840
841 ret = intel_ring_begin(ring, 2);
842 if (ret)
843 return ret;
844
845 intel_ring_emit(ring,
846 MI_BATCH_BUFFER_START |
847 MI_BATCH_GTT |
848 MI_BATCH_NON_SECURE_I965);
849 intel_ring_emit(ring, offset);
850 intel_ring_advance(ring);
851
852 return 0;
853 }
854
855 static int
856 i830_dispatch_execbuffer(struct intel_ring_buffer *ring,
857 u32 offset, u32 len)
858 {
859 int ret;
860
861 ret = intel_ring_begin(ring, 4);
862 if (ret)
863 return ret;
864
865 intel_ring_emit(ring, MI_BATCH_BUFFER);
866 intel_ring_emit(ring, offset | MI_BATCH_NON_SECURE);
867 intel_ring_emit(ring, offset + len - 8);
868 intel_ring_emit(ring, 0);
869 intel_ring_advance(ring);
870
871 return 0;
872 }
873
874 static int
875 i915_dispatch_execbuffer(struct intel_ring_buffer *ring,
876 u32 offset, u32 len)
877 {
878 int ret;
879
880 ret = intel_ring_begin(ring, 2);
881 if (ret)
882 return ret;
883
884 intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT);
885 intel_ring_emit(ring, offset | MI_BATCH_NON_SECURE);
886 intel_ring_advance(ring);
887
888 return 0;
889 }
890
891 static void cleanup_status_page(struct intel_ring_buffer *ring)
892 {
893 struct drm_i915_gem_object *obj;
894
895 obj = ring->status_page.obj;
896 if (obj == NULL)
897 return;
898
899 kunmap(obj->pages[0]);
900 i915_gem_object_unpin(obj);
901 drm_gem_object_unreference(&obj->base);
902 ring->status_page.obj = NULL;
903 }
904
905 static int init_status_page(struct intel_ring_buffer *ring)
906 {
907 struct drm_device *dev = ring->dev;
908 struct drm_i915_gem_object *obj;
909 int ret;
910
911 obj = i915_gem_alloc_object(dev, 4096);
912 if (obj == NULL) {
913 DRM_ERROR("Failed to allocate status page\n");
914 ret = -ENOMEM;
915 goto err;
916 }
917
918 i915_gem_object_set_cache_level(obj, I915_CACHE_LLC);
919
920 ret = i915_gem_object_pin(obj, 4096, true);
921 if (ret != 0) {
922 goto err_unref;
923 }
924
925 ring->status_page.gfx_addr = obj->gtt_offset;
926 ring->status_page.page_addr = kmap(obj->pages[0]);
927 if (ring->status_page.page_addr == NULL) {
928 goto err_unpin;
929 }
930 ring->status_page.obj = obj;
931 memset(ring->status_page.page_addr, 0, PAGE_SIZE);
932
933 intel_ring_setup_status_page(ring);
934 DRM_DEBUG_DRIVER("%s hws offset: 0x%08x\n",
935 ring->name, ring->status_page.gfx_addr);
936
937 return 0;
938
939 err_unpin:
940 i915_gem_object_unpin(obj);
941 err_unref:
942 drm_gem_object_unreference(&obj->base);
943 err:
944 return ret;
945 }
946
947 static int intel_init_ring_buffer(struct drm_device *dev,
948 struct intel_ring_buffer *ring)
949 {
950 struct drm_i915_gem_object *obj;
951 int ret;
952
953 ring->dev = dev;
954 INIT_LIST_HEAD(&ring->active_list);
955 INIT_LIST_HEAD(&ring->request_list);
956 INIT_LIST_HEAD(&ring->gpu_write_list);
957 ring->size = 32 * PAGE_SIZE;
958
959 init_waitqueue_head(&ring->irq_queue);
960
961 if (I915_NEED_GFX_HWS(dev)) {
962 ret = init_status_page(ring);
963 if (ret)
964 return ret;
965 }
966
967 obj = i915_gem_alloc_object(dev, ring->size);
968 if (obj == NULL) {
969 DRM_ERROR("Failed to allocate ringbuffer\n");
970 ret = -ENOMEM;
971 goto err_hws;
972 }
973
974 ring->obj = obj;
975
976 ret = i915_gem_object_pin(obj, PAGE_SIZE, true);
977 if (ret)
978 goto err_unref;
979
980 ring->virtual_start = ioremap_wc(dev->agp->base + obj->gtt_offset,
981 ring->size);
982 if (ring->virtual_start == NULL) {
983 DRM_ERROR("Failed to map ringbuffer.\n");
984 ret = -EINVAL;
985 goto err_unpin;
986 }
987
988 ret = ring->init(ring);
989 if (ret)
990 goto err_unmap;
991
992 /* Workaround an erratum on the i830 which causes a hang if
993 * the TAIL pointer points to within the last 2 cachelines
994 * of the buffer.
995 */
996 ring->effective_size = ring->size;
997 if (IS_I830(ring->dev) || IS_845G(ring->dev))
998 ring->effective_size -= 128;
999
1000 return 0;
1001
1002 err_unmap:
1003 iounmap(ring->virtual_start);
1004 err_unpin:
1005 i915_gem_object_unpin(obj);
1006 err_unref:
1007 drm_gem_object_unreference(&obj->base);
1008 ring->obj = NULL;
1009 err_hws:
1010 cleanup_status_page(ring);
1011 return ret;
1012 }
1013
1014 void intel_cleanup_ring_buffer(struct intel_ring_buffer *ring)
1015 {
1016 struct drm_i915_private *dev_priv;
1017 int ret;
1018
1019 if (ring->obj == NULL)
1020 return;
1021
1022 /* Disable the ring buffer. The ring must be idle at this point */
1023 dev_priv = ring->dev->dev_private;
1024 ret = intel_wait_ring_idle(ring);
1025 if (ret)
1026 DRM_ERROR("failed to quiesce %s whilst cleaning up: %d\n",
1027 ring->name, ret);
1028
1029 I915_WRITE_CTL(ring, 0);
1030
1031 iounmap(ring->virtual_start);
1032
1033 i915_gem_object_unpin(ring->obj);
1034 drm_gem_object_unreference(&ring->obj->base);
1035 ring->obj = NULL;
1036
1037 if (ring->cleanup)
1038 ring->cleanup(ring);
1039
1040 cleanup_status_page(ring);
1041 }
1042
1043 static int intel_wrap_ring_buffer(struct intel_ring_buffer *ring)
1044 {
1045 uint32_t __iomem *virt;
1046 int rem = ring->size - ring->tail;
1047
1048 if (ring->space < rem) {
1049 int ret = intel_wait_ring_buffer(ring, rem);
1050 if (ret)
1051 return ret;
1052 }
1053
1054 virt = ring->virtual_start + ring->tail;
1055 rem /= 4;
1056 while (rem--)
1057 iowrite32(MI_NOOP, virt++);
1058
1059 ring->tail = 0;
1060 ring->space = ring_space(ring);
1061
1062 return 0;
1063 }
1064
1065 static int intel_ring_wait_seqno(struct intel_ring_buffer *ring, u32 seqno)
1066 {
1067 struct drm_i915_private *dev_priv = ring->dev->dev_private;
1068 bool was_interruptible;
1069 int ret;
1070
1071 /* XXX As we have not yet audited all the paths to check that
1072 * they are ready for ERESTARTSYS from intel_ring_begin, do not
1073 * allow us to be interruptible by a signal.
1074 */
1075 was_interruptible = dev_priv->mm.interruptible;
1076 dev_priv->mm.interruptible = false;
1077
1078 ret = i915_wait_request(ring, seqno);
1079
1080 dev_priv->mm.interruptible = was_interruptible;
1081 if (!ret)
1082 i915_gem_retire_requests_ring(ring);
1083
1084 return ret;
1085 }
1086
1087 static int intel_ring_wait_request(struct intel_ring_buffer *ring, int n)
1088 {
1089 struct drm_i915_gem_request *request;
1090 u32 seqno = 0;
1091 int ret;
1092
1093 i915_gem_retire_requests_ring(ring);
1094
1095 if (ring->last_retired_head != -1) {
1096 ring->head = ring->last_retired_head;
1097 ring->last_retired_head = -1;
1098 ring->space = ring_space(ring);
1099 if (ring->space >= n)
1100 return 0;
1101 }
1102
1103 list_for_each_entry(request, &ring->request_list, list) {
1104 int space;
1105
1106 if (request->tail == -1)
1107 continue;
1108
1109 space = request->tail - (ring->tail + 8);
1110 if (space < 0)
1111 space += ring->size;
1112 if (space >= n) {
1113 seqno = request->seqno;
1114 break;
1115 }
1116
1117 /* Consume this request in case we need more space than
1118 * is available and so need to prevent a race between
1119 * updating last_retired_head and direct reads of
1120 * I915_RING_HEAD. It also provides a nice sanity check.
1121 */
1122 request->tail = -1;
1123 }
1124
1125 if (seqno == 0)
1126 return -ENOSPC;
1127
1128 ret = intel_ring_wait_seqno(ring, seqno);
1129 if (ret)
1130 return ret;
1131
1132 if (WARN_ON(ring->last_retired_head == -1))
1133 return -ENOSPC;
1134
1135 ring->head = ring->last_retired_head;
1136 ring->last_retired_head = -1;
1137 ring->space = ring_space(ring);
1138 if (WARN_ON(ring->space < n))
1139 return -ENOSPC;
1140
1141 return 0;
1142 }
1143
1144 int intel_wait_ring_buffer(struct intel_ring_buffer *ring, int n)
1145 {
1146 struct drm_device *dev = ring->dev;
1147 struct drm_i915_private *dev_priv = dev->dev_private;
1148 unsigned long end;
1149 int ret;
1150
1151 ret = intel_ring_wait_request(ring, n);
1152 if (ret != -ENOSPC)
1153 return ret;
1154
1155 trace_i915_ring_wait_begin(ring);
1156 /* With GEM the hangcheck timer should kick us out of the loop,
1157 * leaving it early runs the risk of corrupting GEM state (due
1158 * to running on almost untested codepaths). But on resume
1159 * timers don't work yet, so prevent a complete hang in that
1160 * case by choosing an insanely large timeout. */
1161 end = jiffies + 60 * HZ;
1162
1163 do {
1164 ring->head = I915_READ_HEAD(ring);
1165 ring->space = ring_space(ring);
1166 if (ring->space >= n) {
1167 trace_i915_ring_wait_end(ring);
1168 return 0;
1169 }
1170
1171 if (dev->primary->master) {
1172 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1173 if (master_priv->sarea_priv)
1174 master_priv->sarea_priv->perf_boxes |= I915_BOX_WAIT;
1175 }
1176
1177 msleep(1);
1178 if (atomic_read(&dev_priv->mm.wedged))
1179 return -EAGAIN;
1180 } while (!time_after(jiffies, end));
1181 trace_i915_ring_wait_end(ring);
1182 return -EBUSY;
1183 }
1184
1185 int intel_ring_begin(struct intel_ring_buffer *ring,
1186 int num_dwords)
1187 {
1188 struct drm_i915_private *dev_priv = ring->dev->dev_private;
1189 int n = 4*num_dwords;
1190 int ret;
1191
1192 if (unlikely(atomic_read(&dev_priv->mm.wedged)))
1193 return -EIO;
1194
1195 if (unlikely(ring->tail + n > ring->effective_size)) {
1196 ret = intel_wrap_ring_buffer(ring);
1197 if (unlikely(ret))
1198 return ret;
1199 }
1200
1201 if (unlikely(ring->space < n)) {
1202 ret = intel_wait_ring_buffer(ring, n);
1203 if (unlikely(ret))
1204 return ret;
1205 }
1206
1207 ring->space -= n;
1208 return 0;
1209 }
1210
1211 void intel_ring_advance(struct intel_ring_buffer *ring)
1212 {
1213 ring->tail &= ring->size - 1;
1214 ring->write_tail(ring, ring->tail);
1215 }
1216
1217
1218 static void gen6_bsd_ring_write_tail(struct intel_ring_buffer *ring,
1219 u32 value)
1220 {
1221 drm_i915_private_t *dev_priv = ring->dev->dev_private;
1222
1223 /* Every tail move must follow the sequence below */
1224 I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL,
1225 GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK |
1226 GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_DISABLE);
1227 I915_WRITE(GEN6_BSD_RNCID, 0x0);
1228
1229 if (wait_for((I915_READ(GEN6_BSD_SLEEP_PSMI_CONTROL) &
1230 GEN6_BSD_SLEEP_PSMI_CONTROL_IDLE_INDICATOR) == 0,
1231 50))
1232 DRM_ERROR("timed out waiting for IDLE Indicator\n");
1233
1234 I915_WRITE_TAIL(ring, value);
1235 I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL,
1236 GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK |
1237 GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_ENABLE);
1238 }
1239
1240 static int gen6_ring_flush(struct intel_ring_buffer *ring,
1241 u32 invalidate, u32 flush)
1242 {
1243 uint32_t cmd;
1244 int ret;
1245
1246 ret = intel_ring_begin(ring, 4);
1247 if (ret)
1248 return ret;
1249
1250 cmd = MI_FLUSH_DW;
1251 if (invalidate & I915_GEM_GPU_DOMAINS)
1252 cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD;
1253 intel_ring_emit(ring, cmd);
1254 intel_ring_emit(ring, 0);
1255 intel_ring_emit(ring, 0);
1256 intel_ring_emit(ring, MI_NOOP);
1257 intel_ring_advance(ring);
1258 return 0;
1259 }
1260
1261 static int
1262 gen6_ring_dispatch_execbuffer(struct intel_ring_buffer *ring,
1263 u32 offset, u32 len)
1264 {
1265 int ret;
1266
1267 ret = intel_ring_begin(ring, 2);
1268 if (ret)
1269 return ret;
1270
1271 intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_NON_SECURE_I965);
1272 /* bit0-7 is the length on GEN6+ */
1273 intel_ring_emit(ring, offset);
1274 intel_ring_advance(ring);
1275
1276 return 0;
1277 }
1278
1279 /* Blitter support (SandyBridge+) */
1280
1281 static int blt_ring_flush(struct intel_ring_buffer *ring,
1282 u32 invalidate, u32 flush)
1283 {
1284 uint32_t cmd;
1285 int ret;
1286
1287 ret = intel_ring_begin(ring, 4);
1288 if (ret)
1289 return ret;
1290
1291 cmd = MI_FLUSH_DW;
1292 if (invalidate & I915_GEM_DOMAIN_RENDER)
1293 cmd |= MI_INVALIDATE_TLB;
1294 intel_ring_emit(ring, cmd);
1295 intel_ring_emit(ring, 0);
1296 intel_ring_emit(ring, 0);
1297 intel_ring_emit(ring, MI_NOOP);
1298 intel_ring_advance(ring);
1299 return 0;
1300 }
1301
1302 int intel_init_render_ring_buffer(struct drm_device *dev)
1303 {
1304 drm_i915_private_t *dev_priv = dev->dev_private;
1305 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
1306
1307 ring->name = "render ring";
1308 ring->id = RCS;
1309 ring->mmio_base = RENDER_RING_BASE;
1310
1311 if (INTEL_INFO(dev)->gen >= 6) {
1312 ring->add_request = gen6_add_request;
1313 ring->flush = gen6_render_ring_flush;
1314 ring->irq_get = gen6_ring_get_irq;
1315 ring->irq_put = gen6_ring_put_irq;
1316 ring->irq_enable_mask = GT_USER_INTERRUPT;
1317 ring->get_seqno = gen6_ring_get_seqno;
1318 ring->sync_to = gen6_ring_sync;
1319 ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_INVALID;
1320 ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_RV;
1321 ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_RB;
1322 ring->signal_mbox[0] = GEN6_VRSYNC;
1323 ring->signal_mbox[1] = GEN6_BRSYNC;
1324 } else if (IS_GEN5(dev)) {
1325 ring->add_request = pc_render_add_request;
1326 ring->flush = gen4_render_ring_flush;
1327 ring->get_seqno = pc_render_get_seqno;
1328 ring->irq_get = gen5_ring_get_irq;
1329 ring->irq_put = gen5_ring_put_irq;
1330 ring->irq_enable_mask = GT_USER_INTERRUPT | GT_PIPE_NOTIFY;
1331 } else {
1332 ring->add_request = i9xx_add_request;
1333 if (INTEL_INFO(dev)->gen < 4)
1334 ring->flush = gen2_render_ring_flush;
1335 else
1336 ring->flush = gen4_render_ring_flush;
1337 ring->get_seqno = ring_get_seqno;
1338 if (IS_GEN2(dev)) {
1339 ring->irq_get = i8xx_ring_get_irq;
1340 ring->irq_put = i8xx_ring_put_irq;
1341 } else {
1342 ring->irq_get = i9xx_ring_get_irq;
1343 ring->irq_put = i9xx_ring_put_irq;
1344 }
1345 ring->irq_enable_mask = I915_USER_INTERRUPT;
1346 }
1347 ring->write_tail = ring_write_tail;
1348 if (INTEL_INFO(dev)->gen >= 6)
1349 ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer;
1350 else if (INTEL_INFO(dev)->gen >= 4)
1351 ring->dispatch_execbuffer = i965_dispatch_execbuffer;
1352 else if (IS_I830(dev) || IS_845G(dev))
1353 ring->dispatch_execbuffer = i830_dispatch_execbuffer;
1354 else
1355 ring->dispatch_execbuffer = i915_dispatch_execbuffer;
1356 ring->init = init_render_ring;
1357 ring->cleanup = render_ring_cleanup;
1358
1359
1360 if (!I915_NEED_GFX_HWS(dev)) {
1361 ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr;
1362 memset(ring->status_page.page_addr, 0, PAGE_SIZE);
1363 }
1364
1365 return intel_init_ring_buffer(dev, ring);
1366 }
1367
1368 int intel_render_ring_init_dri(struct drm_device *dev, u64 start, u32 size)
1369 {
1370 drm_i915_private_t *dev_priv = dev->dev_private;
1371 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
1372
1373 ring->name = "render ring";
1374 ring->id = RCS;
1375 ring->mmio_base = RENDER_RING_BASE;
1376
1377 if (INTEL_INFO(dev)->gen >= 6) {
1378 /* non-kms not supported on gen6+ */
1379 return -ENODEV;
1380 }
1381
1382 /* Note: gem is not supported on gen5/ilk without kms (the corresponding
1383 * gem_init ioctl returns with -ENODEV). Hence we do not need to set up
1384 * the special gen5 functions. */
1385 ring->add_request = i9xx_add_request;
1386 if (INTEL_INFO(dev)->gen < 4)
1387 ring->flush = gen2_render_ring_flush;
1388 else
1389 ring->flush = gen4_render_ring_flush;
1390 ring->get_seqno = ring_get_seqno;
1391 if (IS_GEN2(dev)) {
1392 ring->irq_get = i8xx_ring_get_irq;
1393 ring->irq_put = i8xx_ring_put_irq;
1394 } else {
1395 ring->irq_get = i9xx_ring_get_irq;
1396 ring->irq_put = i9xx_ring_put_irq;
1397 }
1398 ring->irq_enable_mask = I915_USER_INTERRUPT;
1399 ring->write_tail = ring_write_tail;
1400 if (INTEL_INFO(dev)->gen >= 4)
1401 ring->dispatch_execbuffer = i965_dispatch_execbuffer;
1402 else if (IS_I830(dev) || IS_845G(dev))
1403 ring->dispatch_execbuffer = i830_dispatch_execbuffer;
1404 else
1405 ring->dispatch_execbuffer = i915_dispatch_execbuffer;
1406 ring->init = init_render_ring;
1407 ring->cleanup = render_ring_cleanup;
1408
1409 if (!I915_NEED_GFX_HWS(dev))
1410 ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr;
1411
1412 ring->dev = dev;
1413 INIT_LIST_HEAD(&ring->active_list);
1414 INIT_LIST_HEAD(&ring->request_list);
1415 INIT_LIST_HEAD(&ring->gpu_write_list);
1416
1417 ring->size = size;
1418 ring->effective_size = ring->size;
1419 if (IS_I830(ring->dev))
1420 ring->effective_size -= 128;
1421
1422 ring->virtual_start = ioremap_wc(start, size);
1423 if (ring->virtual_start == NULL) {
1424 DRM_ERROR("can not ioremap virtual address for"
1425 " ring buffer\n");
1426 return -ENOMEM;
1427 }
1428
1429 return 0;
1430 }
1431
1432 int intel_init_bsd_ring_buffer(struct drm_device *dev)
1433 {
1434 drm_i915_private_t *dev_priv = dev->dev_private;
1435 struct intel_ring_buffer *ring = &dev_priv->ring[VCS];
1436
1437 ring->name = "bsd ring";
1438 ring->id = VCS;
1439
1440 ring->write_tail = ring_write_tail;
1441 if (IS_GEN6(dev) || IS_GEN7(dev)) {
1442 ring->mmio_base = GEN6_BSD_RING_BASE;
1443 /* gen6 bsd needs a special wa for tail updates */
1444 if (IS_GEN6(dev))
1445 ring->write_tail = gen6_bsd_ring_write_tail;
1446 ring->flush = gen6_ring_flush;
1447 ring->add_request = gen6_add_request;
1448 ring->get_seqno = gen6_ring_get_seqno;
1449 ring->irq_enable_mask = GEN6_BSD_USER_INTERRUPT;
1450 ring->irq_get = gen6_ring_get_irq;
1451 ring->irq_put = gen6_ring_put_irq;
1452 ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer;
1453 ring->sync_to = gen6_ring_sync;
1454 ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_VR;
1455 ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_INVALID;
1456 ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_VB;
1457 ring->signal_mbox[0] = GEN6_RVSYNC;
1458 ring->signal_mbox[1] = GEN6_BVSYNC;
1459 } else {
1460 ring->mmio_base = BSD_RING_BASE;
1461 ring->flush = bsd_ring_flush;
1462 ring->add_request = i9xx_add_request;
1463 ring->get_seqno = ring_get_seqno;
1464 if (IS_GEN5(dev)) {
1465 ring->irq_enable_mask = GT_BSD_USER_INTERRUPT;
1466 ring->irq_get = gen5_ring_get_irq;
1467 ring->irq_put = gen5_ring_put_irq;
1468 } else {
1469 ring->irq_enable_mask = I915_BSD_USER_INTERRUPT;
1470 ring->irq_get = i9xx_ring_get_irq;
1471 ring->irq_put = i9xx_ring_put_irq;
1472 }
1473 ring->dispatch_execbuffer = i965_dispatch_execbuffer;
1474 }
1475 ring->init = init_ring_common;
1476
1477
1478 return intel_init_ring_buffer(dev, ring);
1479 }
1480
1481 int intel_init_blt_ring_buffer(struct drm_device *dev)
1482 {
1483 drm_i915_private_t *dev_priv = dev->dev_private;
1484 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
1485
1486 ring->name = "blitter ring";
1487 ring->id = BCS;
1488
1489 ring->mmio_base = BLT_RING_BASE;
1490 ring->write_tail = ring_write_tail;
1491 ring->flush = blt_ring_flush;
1492 ring->add_request = gen6_add_request;
1493 ring->get_seqno = gen6_ring_get_seqno;
1494 ring->irq_enable_mask = GEN6_BLITTER_USER_INTERRUPT;
1495 ring->irq_get = gen6_ring_get_irq;
1496 ring->irq_put = gen6_ring_put_irq;
1497 ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer;
1498 ring->sync_to = gen6_ring_sync;
1499 ring->semaphore_register[0] = MI_SEMAPHORE_SYNC_BR;
1500 ring->semaphore_register[1] = MI_SEMAPHORE_SYNC_BV;
1501 ring->semaphore_register[2] = MI_SEMAPHORE_SYNC_INVALID;
1502 ring->signal_mbox[0] = GEN6_RBSYNC;
1503 ring->signal_mbox[1] = GEN6_VBSYNC;
1504 ring->init = init_ring_common;
1505
1506 return intel_init_ring_buffer(dev, ring);
1507 }
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree