2 * Copyright © 2006-2007 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 * Eric Anholt <eric@anholt.net>
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
36 #include "intel_drv.h"
39 #include "i915_trace.h"
40 #include "drm_dp_helper.h"
41 #include "drm_crtc_helper.h"
42 #include <linux/dma_remapping.h>
44 #define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
46 bool intel_pipe_has_type(struct drm_crtc
*crtc
, int type
);
47 static void intel_increase_pllclock(struct drm_crtc
*crtc
);
48 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
, bool on
);
71 #define INTEL_P2_NUM 2
72 typedef struct intel_limit intel_limit_t
;
74 intel_range_t dot
, vco
, n
, m
, m1
, m2
, p
, p1
;
76 bool (* find_pll
)(const intel_limit_t
*, struct drm_crtc
*,
77 int, int, intel_clock_t
*, intel_clock_t
*);
81 #define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
84 intel_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
85 int target
, int refclk
, intel_clock_t
*match_clock
,
86 intel_clock_t
*best_clock
);
88 intel_g4x_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
89 int target
, int refclk
, intel_clock_t
*match_clock
,
90 intel_clock_t
*best_clock
);
93 intel_find_pll_g4x_dp(const intel_limit_t
*, struct drm_crtc
*crtc
,
94 int target
, int refclk
, intel_clock_t
*match_clock
,
95 intel_clock_t
*best_clock
);
97 intel_find_pll_ironlake_dp(const intel_limit_t
*, struct drm_crtc
*crtc
,
98 int target
, int refclk
, intel_clock_t
*match_clock
,
99 intel_clock_t
*best_clock
);
101 static inline u32
/* units of 100MHz */
102 intel_fdi_link_freq(struct drm_device
*dev
)
105 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
106 return (I915_READ(FDI_PLL_BIOS_0
) & FDI_PLL_FB_CLOCK_MASK
) + 2;
111 static const intel_limit_t intel_limits_i8xx_dvo
= {
112 .dot
= { .min
= 25000, .max
= 350000 },
113 .vco
= { .min
= 930000, .max
= 1400000 },
114 .n
= { .min
= 3, .max
= 16 },
115 .m
= { .min
= 96, .max
= 140 },
116 .m1
= { .min
= 18, .max
= 26 },
117 .m2
= { .min
= 6, .max
= 16 },
118 .p
= { .min
= 4, .max
= 128 },
119 .p1
= { .min
= 2, .max
= 33 },
120 .p2
= { .dot_limit
= 165000,
121 .p2_slow
= 4, .p2_fast
= 2 },
122 .find_pll
= intel_find_best_PLL
,
125 static const intel_limit_t intel_limits_i8xx_lvds
= {
126 .dot
= { .min
= 25000, .max
= 350000 },
127 .vco
= { .min
= 930000, .max
= 1400000 },
128 .n
= { .min
= 3, .max
= 16 },
129 .m
= { .min
= 96, .max
= 140 },
130 .m1
= { .min
= 18, .max
= 26 },
131 .m2
= { .min
= 6, .max
= 16 },
132 .p
= { .min
= 4, .max
= 128 },
133 .p1
= { .min
= 1, .max
= 6 },
134 .p2
= { .dot_limit
= 165000,
135 .p2_slow
= 14, .p2_fast
= 7 },
136 .find_pll
= intel_find_best_PLL
,
139 static const intel_limit_t intel_limits_i9xx_sdvo
= {
140 .dot
= { .min
= 20000, .max
= 400000 },
141 .vco
= { .min
= 1400000, .max
= 2800000 },
142 .n
= { .min
= 1, .max
= 6 },
143 .m
= { .min
= 70, .max
= 120 },
144 .m1
= { .min
= 10, .max
= 22 },
145 .m2
= { .min
= 5, .max
= 9 },
146 .p
= { .min
= 5, .max
= 80 },
147 .p1
= { .min
= 1, .max
= 8 },
148 .p2
= { .dot_limit
= 200000,
149 .p2_slow
= 10, .p2_fast
= 5 },
150 .find_pll
= intel_find_best_PLL
,
153 static const intel_limit_t intel_limits_i9xx_lvds
= {
154 .dot
= { .min
= 20000, .max
= 400000 },
155 .vco
= { .min
= 1400000, .max
= 2800000 },
156 .n
= { .min
= 1, .max
= 6 },
157 .m
= { .min
= 70, .max
= 120 },
158 .m1
= { .min
= 10, .max
= 22 },
159 .m2
= { .min
= 5, .max
= 9 },
160 .p
= { .min
= 7, .max
= 98 },
161 .p1
= { .min
= 1, .max
= 8 },
162 .p2
= { .dot_limit
= 112000,
163 .p2_slow
= 14, .p2_fast
= 7 },
164 .find_pll
= intel_find_best_PLL
,
168 static const intel_limit_t intel_limits_g4x_sdvo
= {
169 .dot
= { .min
= 25000, .max
= 270000 },
170 .vco
= { .min
= 1750000, .max
= 3500000},
171 .n
= { .min
= 1, .max
= 4 },
172 .m
= { .min
= 104, .max
= 138 },
173 .m1
= { .min
= 17, .max
= 23 },
174 .m2
= { .min
= 5, .max
= 11 },
175 .p
= { .min
= 10, .max
= 30 },
176 .p1
= { .min
= 1, .max
= 3},
177 .p2
= { .dot_limit
= 270000,
181 .find_pll
= intel_g4x_find_best_PLL
,
184 static const intel_limit_t intel_limits_g4x_hdmi
= {
185 .dot
= { .min
= 22000, .max
= 400000 },
186 .vco
= { .min
= 1750000, .max
= 3500000},
187 .n
= { .min
= 1, .max
= 4 },
188 .m
= { .min
= 104, .max
= 138 },
189 .m1
= { .min
= 16, .max
= 23 },
190 .m2
= { .min
= 5, .max
= 11 },
191 .p
= { .min
= 5, .max
= 80 },
192 .p1
= { .min
= 1, .max
= 8},
193 .p2
= { .dot_limit
= 165000,
194 .p2_slow
= 10, .p2_fast
= 5 },
195 .find_pll
= intel_g4x_find_best_PLL
,
198 static const intel_limit_t intel_limits_g4x_single_channel_lvds
= {
199 .dot
= { .min
= 20000, .max
= 115000 },
200 .vco
= { .min
= 1750000, .max
= 3500000 },
201 .n
= { .min
= 1, .max
= 3 },
202 .m
= { .min
= 104, .max
= 138 },
203 .m1
= { .min
= 17, .max
= 23 },
204 .m2
= { .min
= 5, .max
= 11 },
205 .p
= { .min
= 28, .max
= 112 },
206 .p1
= { .min
= 2, .max
= 8 },
207 .p2
= { .dot_limit
= 0,
208 .p2_slow
= 14, .p2_fast
= 14
210 .find_pll
= intel_g4x_find_best_PLL
,
213 static const intel_limit_t intel_limits_g4x_dual_channel_lvds
= {
214 .dot
= { .min
= 80000, .max
= 224000 },
215 .vco
= { .min
= 1750000, .max
= 3500000 },
216 .n
= { .min
= 1, .max
= 3 },
217 .m
= { .min
= 104, .max
= 138 },
218 .m1
= { .min
= 17, .max
= 23 },
219 .m2
= { .min
= 5, .max
= 11 },
220 .p
= { .min
= 14, .max
= 42 },
221 .p1
= { .min
= 2, .max
= 6 },
222 .p2
= { .dot_limit
= 0,
223 .p2_slow
= 7, .p2_fast
= 7
225 .find_pll
= intel_g4x_find_best_PLL
,
228 static const intel_limit_t intel_limits_g4x_display_port
= {
229 .dot
= { .min
= 161670, .max
= 227000 },
230 .vco
= { .min
= 1750000, .max
= 3500000},
231 .n
= { .min
= 1, .max
= 2 },
232 .m
= { .min
= 97, .max
= 108 },
233 .m1
= { .min
= 0x10, .max
= 0x12 },
234 .m2
= { .min
= 0x05, .max
= 0x06 },
235 .p
= { .min
= 10, .max
= 20 },
236 .p1
= { .min
= 1, .max
= 2},
237 .p2
= { .dot_limit
= 0,
238 .p2_slow
= 10, .p2_fast
= 10 },
239 .find_pll
= intel_find_pll_g4x_dp
,
242 static const intel_limit_t intel_limits_pineview_sdvo
= {
243 .dot
= { .min
= 20000, .max
= 400000},
244 .vco
= { .min
= 1700000, .max
= 3500000 },
245 /* Pineview's Ncounter is a ring counter */
246 .n
= { .min
= 3, .max
= 6 },
247 .m
= { .min
= 2, .max
= 256 },
248 /* Pineview only has one combined m divider, which we treat as m2. */
249 .m1
= { .min
= 0, .max
= 0 },
250 .m2
= { .min
= 0, .max
= 254 },
251 .p
= { .min
= 5, .max
= 80 },
252 .p1
= { .min
= 1, .max
= 8 },
253 .p2
= { .dot_limit
= 200000,
254 .p2_slow
= 10, .p2_fast
= 5 },
255 .find_pll
= intel_find_best_PLL
,
258 static const intel_limit_t intel_limits_pineview_lvds
= {
259 .dot
= { .min
= 20000, .max
= 400000 },
260 .vco
= { .min
= 1700000, .max
= 3500000 },
261 .n
= { .min
= 3, .max
= 6 },
262 .m
= { .min
= 2, .max
= 256 },
263 .m1
= { .min
= 0, .max
= 0 },
264 .m2
= { .min
= 0, .max
= 254 },
265 .p
= { .min
= 7, .max
= 112 },
266 .p1
= { .min
= 1, .max
= 8 },
267 .p2
= { .dot_limit
= 112000,
268 .p2_slow
= 14, .p2_fast
= 14 },
269 .find_pll
= intel_find_best_PLL
,
272 /* Ironlake / Sandybridge
274 * We calculate clock using (register_value + 2) for N/M1/M2, so here
275 * the range value for them is (actual_value - 2).
277 static const intel_limit_t intel_limits_ironlake_dac
= {
278 .dot
= { .min
= 25000, .max
= 350000 },
279 .vco
= { .min
= 1760000, .max
= 3510000 },
280 .n
= { .min
= 1, .max
= 5 },
281 .m
= { .min
= 79, .max
= 127 },
282 .m1
= { .min
= 12, .max
= 22 },
283 .m2
= { .min
= 5, .max
= 9 },
284 .p
= { .min
= 5, .max
= 80 },
285 .p1
= { .min
= 1, .max
= 8 },
286 .p2
= { .dot_limit
= 225000,
287 .p2_slow
= 10, .p2_fast
= 5 },
288 .find_pll
= intel_g4x_find_best_PLL
,
291 static const intel_limit_t intel_limits_ironlake_single_lvds
= {
292 .dot
= { .min
= 25000, .max
= 350000 },
293 .vco
= { .min
= 1760000, .max
= 3510000 },
294 .n
= { .min
= 1, .max
= 3 },
295 .m
= { .min
= 79, .max
= 118 },
296 .m1
= { .min
= 12, .max
= 22 },
297 .m2
= { .min
= 5, .max
= 9 },
298 .p
= { .min
= 28, .max
= 112 },
299 .p1
= { .min
= 2, .max
= 8 },
300 .p2
= { .dot_limit
= 225000,
301 .p2_slow
= 14, .p2_fast
= 14 },
302 .find_pll
= intel_g4x_find_best_PLL
,
305 static const intel_limit_t intel_limits_ironlake_dual_lvds
= {
306 .dot
= { .min
= 25000, .max
= 350000 },
307 .vco
= { .min
= 1760000, .max
= 3510000 },
308 .n
= { .min
= 1, .max
= 3 },
309 .m
= { .min
= 79, .max
= 127 },
310 .m1
= { .min
= 12, .max
= 22 },
311 .m2
= { .min
= 5, .max
= 9 },
312 .p
= { .min
= 14, .max
= 56 },
313 .p1
= { .min
= 2, .max
= 8 },
314 .p2
= { .dot_limit
= 225000,
315 .p2_slow
= 7, .p2_fast
= 7 },
316 .find_pll
= intel_g4x_find_best_PLL
,
319 /* LVDS 100mhz refclk limits. */
320 static const intel_limit_t intel_limits_ironlake_single_lvds_100m
= {
321 .dot
= { .min
= 25000, .max
= 350000 },
322 .vco
= { .min
= 1760000, .max
= 3510000 },
323 .n
= { .min
= 1, .max
= 2 },
324 .m
= { .min
= 79, .max
= 126 },
325 .m1
= { .min
= 12, .max
= 22 },
326 .m2
= { .min
= 5, .max
= 9 },
327 .p
= { .min
= 28, .max
= 112 },
328 .p1
= { .min
= 2, .max
= 8 },
329 .p2
= { .dot_limit
= 225000,
330 .p2_slow
= 14, .p2_fast
= 14 },
331 .find_pll
= intel_g4x_find_best_PLL
,
334 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m
= {
335 .dot
= { .min
= 25000, .max
= 350000 },
336 .vco
= { .min
= 1760000, .max
= 3510000 },
337 .n
= { .min
= 1, .max
= 3 },
338 .m
= { .min
= 79, .max
= 126 },
339 .m1
= { .min
= 12, .max
= 22 },
340 .m2
= { .min
= 5, .max
= 9 },
341 .p
= { .min
= 14, .max
= 42 },
342 .p1
= { .min
= 2, .max
= 6 },
343 .p2
= { .dot_limit
= 225000,
344 .p2_slow
= 7, .p2_fast
= 7 },
345 .find_pll
= intel_g4x_find_best_PLL
,
348 static const intel_limit_t intel_limits_ironlake_display_port
= {
349 .dot
= { .min
= 25000, .max
= 350000 },
350 .vco
= { .min
= 1760000, .max
= 3510000},
351 .n
= { .min
= 1, .max
= 2 },
352 .m
= { .min
= 81, .max
= 90 },
353 .m1
= { .min
= 12, .max
= 22 },
354 .m2
= { .min
= 5, .max
= 9 },
355 .p
= { .min
= 10, .max
= 20 },
356 .p1
= { .min
= 1, .max
= 2},
357 .p2
= { .dot_limit
= 0,
358 .p2_slow
= 10, .p2_fast
= 10 },
359 .find_pll
= intel_find_pll_ironlake_dp
,
362 u32
intel_dpio_read(struct drm_i915_private
*dev_priv
, int reg
)
367 spin_lock_irqsave(&dev_priv
->dpio_lock
, flags
);
368 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100)) {
369 DRM_ERROR("DPIO idle wait timed out\n");
373 I915_WRITE(DPIO_REG
, reg
);
374 I915_WRITE(DPIO_PKT
, DPIO_RID
| DPIO_OP_READ
| DPIO_PORTID
|
376 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100)) {
377 DRM_ERROR("DPIO read wait timed out\n");
380 val
= I915_READ(DPIO_DATA
);
383 spin_unlock_irqrestore(&dev_priv
->dpio_lock
, flags
);
387 static void vlv_init_dpio(struct drm_device
*dev
)
389 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
391 /* Reset the DPIO config */
392 I915_WRITE(DPIO_CTL
, 0);
393 POSTING_READ(DPIO_CTL
);
394 I915_WRITE(DPIO_CTL
, 1);
395 POSTING_READ(DPIO_CTL
);
398 static int intel_dual_link_lvds_callback(const struct dmi_system_id
*id
)
400 DRM_INFO("Forcing lvds to dual link mode on %s\n", id
->ident
);
404 static const struct dmi_system_id intel_dual_link_lvds
[] = {
406 .callback
= intel_dual_link_lvds_callback
,
407 .ident
= "Apple MacBook Pro (Core i5/i7 Series)",
409 DMI_MATCH(DMI_SYS_VENDOR
, "Apple Inc."),
410 DMI_MATCH(DMI_PRODUCT_NAME
, "MacBookPro8,2"),
413 { } /* terminating entry */
416 static bool is_dual_link_lvds(struct drm_i915_private
*dev_priv
,
421 /* use the module option value if specified */
422 if (i915_lvds_channel_mode
> 0)
423 return i915_lvds_channel_mode
== 2;
425 if (dmi_check_system(intel_dual_link_lvds
))
428 if (dev_priv
->lvds_val
)
429 val
= dev_priv
->lvds_val
;
431 /* BIOS should set the proper LVDS register value at boot, but
432 * in reality, it doesn't set the value when the lid is closed;
433 * we need to check "the value to be set" in VBT when LVDS
434 * register is uninitialized.
436 val
= I915_READ(reg
);
437 if (!(val
& ~LVDS_DETECTED
))
438 val
= dev_priv
->bios_lvds_val
;
439 dev_priv
->lvds_val
= val
;
441 return (val
& LVDS_CLKB_POWER_MASK
) == LVDS_CLKB_POWER_UP
;
444 static const intel_limit_t
*intel_ironlake_limit(struct drm_crtc
*crtc
,
447 struct drm_device
*dev
= crtc
->dev
;
448 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
449 const intel_limit_t
*limit
;
451 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
452 if (is_dual_link_lvds(dev_priv
, PCH_LVDS
)) {
453 /* LVDS dual channel */
454 if (refclk
== 100000)
455 limit
= &intel_limits_ironlake_dual_lvds_100m
;
457 limit
= &intel_limits_ironlake_dual_lvds
;
459 if (refclk
== 100000)
460 limit
= &intel_limits_ironlake_single_lvds_100m
;
462 limit
= &intel_limits_ironlake_single_lvds
;
464 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
) ||
466 limit
= &intel_limits_ironlake_display_port
;
468 limit
= &intel_limits_ironlake_dac
;
473 static const intel_limit_t
*intel_g4x_limit(struct drm_crtc
*crtc
)
475 struct drm_device
*dev
= crtc
->dev
;
476 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
477 const intel_limit_t
*limit
;
479 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
480 if (is_dual_link_lvds(dev_priv
, LVDS
))
481 /* LVDS with dual channel */
482 limit
= &intel_limits_g4x_dual_channel_lvds
;
484 /* LVDS with dual channel */
485 limit
= &intel_limits_g4x_single_channel_lvds
;
486 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
) ||
487 intel_pipe_has_type(crtc
, INTEL_OUTPUT_ANALOG
)) {
488 limit
= &intel_limits_g4x_hdmi
;
489 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
)) {
490 limit
= &intel_limits_g4x_sdvo
;
491 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)) {
492 limit
= &intel_limits_g4x_display_port
;
493 } else /* The option is for other outputs */
494 limit
= &intel_limits_i9xx_sdvo
;
499 static const intel_limit_t
*intel_limit(struct drm_crtc
*crtc
, int refclk
)
501 struct drm_device
*dev
= crtc
->dev
;
502 const intel_limit_t
*limit
;
504 if (HAS_PCH_SPLIT(dev
))
505 limit
= intel_ironlake_limit(crtc
, refclk
);
506 else if (IS_G4X(dev
)) {
507 limit
= intel_g4x_limit(crtc
);
508 } else if (IS_PINEVIEW(dev
)) {
509 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
510 limit
= &intel_limits_pineview_lvds
;
512 limit
= &intel_limits_pineview_sdvo
;
513 } else if (!IS_GEN2(dev
)) {
514 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
515 limit
= &intel_limits_i9xx_lvds
;
517 limit
= &intel_limits_i9xx_sdvo
;
519 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
520 limit
= &intel_limits_i8xx_lvds
;
522 limit
= &intel_limits_i8xx_dvo
;
527 /* m1 is reserved as 0 in Pineview, n is a ring counter */
528 static void pineview_clock(int refclk
, intel_clock_t
*clock
)
530 clock
->m
= clock
->m2
+ 2;
531 clock
->p
= clock
->p1
* clock
->p2
;
532 clock
->vco
= refclk
* clock
->m
/ clock
->n
;
533 clock
->dot
= clock
->vco
/ clock
->p
;
536 static void intel_clock(struct drm_device
*dev
, int refclk
, intel_clock_t
*clock
)
538 if (IS_PINEVIEW(dev
)) {
539 pineview_clock(refclk
, clock
);
542 clock
->m
= 5 * (clock
->m1
+ 2) + (clock
->m2
+ 2);
543 clock
->p
= clock
->p1
* clock
->p2
;
544 clock
->vco
= refclk
* clock
->m
/ (clock
->n
+ 2);
545 clock
->dot
= clock
->vco
/ clock
->p
;
549 * Returns whether any output on the specified pipe is of the specified type
551 bool intel_pipe_has_type(struct drm_crtc
*crtc
, int type
)
553 struct drm_device
*dev
= crtc
->dev
;
554 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
555 struct intel_encoder
*encoder
;
557 list_for_each_entry(encoder
, &mode_config
->encoder_list
, base
.head
)
558 if (encoder
->base
.crtc
== crtc
&& encoder
->type
== type
)
564 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
566 * Returns whether the given set of divisors are valid for a given refclk with
567 * the given connectors.
570 static bool intel_PLL_is_valid(struct drm_device
*dev
,
571 const intel_limit_t
*limit
,
572 const intel_clock_t
*clock
)
574 if (clock
->p1
< limit
->p1
.min
|| limit
->p1
.max
< clock
->p1
)
575 INTELPllInvalid("p1 out of range\n");
576 if (clock
->p
< limit
->p
.min
|| limit
->p
.max
< clock
->p
)
577 INTELPllInvalid("p out of range\n");
578 if (clock
->m2
< limit
->m2
.min
|| limit
->m2
.max
< clock
->m2
)
579 INTELPllInvalid("m2 out of range\n");
580 if (clock
->m1
< limit
->m1
.min
|| limit
->m1
.max
< clock
->m1
)
581 INTELPllInvalid("m1 out of range\n");
582 if (clock
->m1
<= clock
->m2
&& !IS_PINEVIEW(dev
))
583 INTELPllInvalid("m1 <= m2\n");
584 if (clock
->m
< limit
->m
.min
|| limit
->m
.max
< clock
->m
)
585 INTELPllInvalid("m out of range\n");
586 if (clock
->n
< limit
->n
.min
|| limit
->n
.max
< clock
->n
)
587 INTELPllInvalid("n out of range\n");
588 if (clock
->vco
< limit
->vco
.min
|| limit
->vco
.max
< clock
->vco
)
589 INTELPllInvalid("vco out of range\n");
590 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
591 * connector, etc., rather than just a single range.
593 if (clock
->dot
< limit
->dot
.min
|| limit
->dot
.max
< clock
->dot
)
594 INTELPllInvalid("dot out of range\n");
600 intel_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
601 int target
, int refclk
, intel_clock_t
*match_clock
,
602 intel_clock_t
*best_clock
)
605 struct drm_device
*dev
= crtc
->dev
;
606 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
610 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
611 (I915_READ(LVDS
)) != 0) {
613 * For LVDS, if the panel is on, just rely on its current
614 * settings for dual-channel. We haven't figured out how to
615 * reliably set up different single/dual channel state, if we
618 if (is_dual_link_lvds(dev_priv
, LVDS
))
619 clock
.p2
= limit
->p2
.p2_fast
;
621 clock
.p2
= limit
->p2
.p2_slow
;
623 if (target
< limit
->p2
.dot_limit
)
624 clock
.p2
= limit
->p2
.p2_slow
;
626 clock
.p2
= limit
->p2
.p2_fast
;
629 memset(best_clock
, 0, sizeof(*best_clock
));
631 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
633 for (clock
.m2
= limit
->m2
.min
;
634 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
635 /* m1 is always 0 in Pineview */
636 if (clock
.m2
>= clock
.m1
&& !IS_PINEVIEW(dev
))
638 for (clock
.n
= limit
->n
.min
;
639 clock
.n
<= limit
->n
.max
; clock
.n
++) {
640 for (clock
.p1
= limit
->p1
.min
;
641 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
644 intel_clock(dev
, refclk
, &clock
);
645 if (!intel_PLL_is_valid(dev
, limit
,
649 clock
.p
!= match_clock
->p
)
652 this_err
= abs(clock
.dot
- target
);
653 if (this_err
< err
) {
662 return (err
!= target
);
666 intel_g4x_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
667 int target
, int refclk
, intel_clock_t
*match_clock
,
668 intel_clock_t
*best_clock
)
670 struct drm_device
*dev
= crtc
->dev
;
671 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
675 /* approximately equals target * 0.00585 */
676 int err_most
= (target
>> 8) + (target
>> 9);
679 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
682 if (HAS_PCH_SPLIT(dev
))
686 if ((I915_READ(lvds_reg
) & LVDS_CLKB_POWER_MASK
) ==
688 clock
.p2
= limit
->p2
.p2_fast
;
690 clock
.p2
= limit
->p2
.p2_slow
;
692 if (target
< limit
->p2
.dot_limit
)
693 clock
.p2
= limit
->p2
.p2_slow
;
695 clock
.p2
= limit
->p2
.p2_fast
;
698 memset(best_clock
, 0, sizeof(*best_clock
));
699 max_n
= limit
->n
.max
;
700 /* based on hardware requirement, prefer smaller n to precision */
701 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
702 /* based on hardware requirement, prefere larger m1,m2 */
703 for (clock
.m1
= limit
->m1
.max
;
704 clock
.m1
>= limit
->m1
.min
; clock
.m1
--) {
705 for (clock
.m2
= limit
->m2
.max
;
706 clock
.m2
>= limit
->m2
.min
; clock
.m2
--) {
707 for (clock
.p1
= limit
->p1
.max
;
708 clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
711 intel_clock(dev
, refclk
, &clock
);
712 if (!intel_PLL_is_valid(dev
, limit
,
716 clock
.p
!= match_clock
->p
)
719 this_err
= abs(clock
.dot
- target
);
720 if (this_err
< err_most
) {
734 intel_find_pll_ironlake_dp(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
735 int target
, int refclk
, intel_clock_t
*match_clock
,
736 intel_clock_t
*best_clock
)
738 struct drm_device
*dev
= crtc
->dev
;
741 if (target
< 200000) {
754 intel_clock(dev
, refclk
, &clock
);
755 memcpy(best_clock
, &clock
, sizeof(intel_clock_t
));
759 /* DisplayPort has only two frequencies, 162MHz and 270MHz */
761 intel_find_pll_g4x_dp(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
762 int target
, int refclk
, intel_clock_t
*match_clock
,
763 intel_clock_t
*best_clock
)
766 if (target
< 200000) {
779 clock
.m
= 5 * (clock
.m1
+ 2) + (clock
.m2
+ 2);
780 clock
.p
= (clock
.p1
* clock
.p2
);
781 clock
.dot
= 96000 * clock
.m
/ (clock
.n
+ 2) / clock
.p
;
783 memcpy(best_clock
, &clock
, sizeof(intel_clock_t
));
788 * intel_wait_for_vblank - wait for vblank on a given pipe
790 * @pipe: pipe to wait for
792 * Wait for vblank to occur on a given pipe. Needed for various bits of
795 void intel_wait_for_vblank(struct drm_device
*dev
, int pipe
)
797 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
798 int pipestat_reg
= PIPESTAT(pipe
);
800 /* Clear existing vblank status. Note this will clear any other
801 * sticky status fields as well.
803 * This races with i915_driver_irq_handler() with the result
804 * that either function could miss a vblank event. Here it is not
805 * fatal, as we will either wait upon the next vblank interrupt or
806 * timeout. Generally speaking intel_wait_for_vblank() is only
807 * called during modeset at which time the GPU should be idle and
808 * should *not* be performing page flips and thus not waiting on
810 * Currently, the result of us stealing a vblank from the irq
811 * handler is that a single frame will be skipped during swapbuffers.
813 I915_WRITE(pipestat_reg
,
814 I915_READ(pipestat_reg
) | PIPE_VBLANK_INTERRUPT_STATUS
);
816 /* Wait for vblank interrupt bit to set */
817 if (wait_for(I915_READ(pipestat_reg
) &
818 PIPE_VBLANK_INTERRUPT_STATUS
,
820 DRM_DEBUG_KMS("vblank wait timed out\n");
824 * intel_wait_for_pipe_off - wait for pipe to turn off
826 * @pipe: pipe to wait for
828 * After disabling a pipe, we can't wait for vblank in the usual way,
829 * spinning on the vblank interrupt status bit, since we won't actually
830 * see an interrupt when the pipe is disabled.
833 * wait for the pipe register state bit to turn off
836 * wait for the display line value to settle (it usually
837 * ends up stopping at the start of the next frame).
840 void intel_wait_for_pipe_off(struct drm_device
*dev
, int pipe
)
842 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
844 if (INTEL_INFO(dev
)->gen
>= 4) {
845 int reg
= PIPECONF(pipe
);
847 /* Wait for the Pipe State to go off */
848 if (wait_for((I915_READ(reg
) & I965_PIPECONF_ACTIVE
) == 0,
850 DRM_DEBUG_KMS("pipe_off wait timed out\n");
853 int reg
= PIPEDSL(pipe
);
854 unsigned long timeout
= jiffies
+ msecs_to_jiffies(100);
856 /* Wait for the display line to settle */
858 last_line
= I915_READ(reg
) & DSL_LINEMASK
;
860 } while (((I915_READ(reg
) & DSL_LINEMASK
) != last_line
) &&
861 time_after(timeout
, jiffies
));
862 if (time_after(jiffies
, timeout
))
863 DRM_DEBUG_KMS("pipe_off wait timed out\n");
867 static const char *state_string(bool enabled
)
869 return enabled
? "on" : "off";
872 /* Only for pre-ILK configs */
873 static void assert_pll(struct drm_i915_private
*dev_priv
,
874 enum pipe pipe
, bool state
)
881 val
= I915_READ(reg
);
882 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
883 WARN(cur_state
!= state
,
884 "PLL state assertion failure (expected %s, current %s)\n",
885 state_string(state
), state_string(cur_state
));
887 #define assert_pll_enabled(d, p) assert_pll(d, p, true)
888 #define assert_pll_disabled(d, p) assert_pll(d, p, false)
891 static void assert_pch_pll(struct drm_i915_private
*dev_priv
,
892 struct intel_crtc
*intel_crtc
, bool state
)
898 if (!intel_crtc
->pch_pll
) {
899 WARN(1, "asserting PCH PLL enabled with no PLL\n");
903 if (HAS_PCH_CPT(dev_priv
->dev
)) {
906 pch_dpll
= I915_READ(PCH_DPLL_SEL
);
908 /* Make sure the selected PLL is enabled to the transcoder */
909 WARN(!((pch_dpll
>> (4 * intel_crtc
->pipe
)) & 8),
910 "transcoder %d PLL not enabled\n", intel_crtc
->pipe
);
913 reg
= intel_crtc
->pch_pll
->pll_reg
;
914 val
= I915_READ(reg
);
915 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
916 WARN(cur_state
!= state
,
917 "PCH PLL state assertion failure (expected %s, current %s)\n",
918 state_string(state
), state_string(cur_state
));
920 #define assert_pch_pll_enabled(d, p) assert_pch_pll(d, p, true)
921 #define assert_pch_pll_disabled(d, p) assert_pch_pll(d, p, false)
923 static void assert_fdi_tx(struct drm_i915_private
*dev_priv
,
924 enum pipe pipe
, bool state
)
930 reg
= FDI_TX_CTL(pipe
);
931 val
= I915_READ(reg
);
932 cur_state
= !!(val
& FDI_TX_ENABLE
);
933 WARN(cur_state
!= state
,
934 "FDI TX state assertion failure (expected %s, current %s)\n",
935 state_string(state
), state_string(cur_state
));
937 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
938 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
940 static void assert_fdi_rx(struct drm_i915_private
*dev_priv
,
941 enum pipe pipe
, bool state
)
947 reg
= FDI_RX_CTL(pipe
);
948 val
= I915_READ(reg
);
949 cur_state
= !!(val
& FDI_RX_ENABLE
);
950 WARN(cur_state
!= state
,
951 "FDI RX state assertion failure (expected %s, current %s)\n",
952 state_string(state
), state_string(cur_state
));
954 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
955 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
957 static void assert_fdi_tx_pll_enabled(struct drm_i915_private
*dev_priv
,
963 /* ILK FDI PLL is always enabled */
964 if (dev_priv
->info
->gen
== 5)
967 reg
= FDI_TX_CTL(pipe
);
968 val
= I915_READ(reg
);
969 WARN(!(val
& FDI_TX_PLL_ENABLE
), "FDI TX PLL assertion failure, should be active but is disabled\n");
972 static void assert_fdi_rx_pll_enabled(struct drm_i915_private
*dev_priv
,
978 reg
= FDI_RX_CTL(pipe
);
979 val
= I915_READ(reg
);
980 WARN(!(val
& FDI_RX_PLL_ENABLE
), "FDI RX PLL assertion failure, should be active but is disabled\n");
983 static void assert_panel_unlocked(struct drm_i915_private
*dev_priv
,
986 int pp_reg
, lvds_reg
;
988 enum pipe panel_pipe
= PIPE_A
;
991 if (HAS_PCH_SPLIT(dev_priv
->dev
)) {
992 pp_reg
= PCH_PP_CONTROL
;
999 val
= I915_READ(pp_reg
);
1000 if (!(val
& PANEL_POWER_ON
) ||
1001 ((val
& PANEL_UNLOCK_REGS
) == PANEL_UNLOCK_REGS
))
1004 if (I915_READ(lvds_reg
) & LVDS_PIPEB_SELECT
)
1005 panel_pipe
= PIPE_B
;
1007 WARN(panel_pipe
== pipe
&& locked
,
1008 "panel assertion failure, pipe %c regs locked\n",
1012 void assert_pipe(struct drm_i915_private
*dev_priv
,
1013 enum pipe pipe
, bool state
)
1019 /* if we need the pipe A quirk it must be always on */
1020 if (pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
)
1023 reg
= PIPECONF(pipe
);
1024 val
= I915_READ(reg
);
1025 cur_state
= !!(val
& PIPECONF_ENABLE
);
1026 WARN(cur_state
!= state
,
1027 "pipe %c assertion failure (expected %s, current %s)\n",
1028 pipe_name(pipe
), state_string(state
), state_string(cur_state
));
1031 static void assert_plane(struct drm_i915_private
*dev_priv
,
1032 enum plane plane
, bool state
)
1038 reg
= DSPCNTR(plane
);
1039 val
= I915_READ(reg
);
1040 cur_state
= !!(val
& DISPLAY_PLANE_ENABLE
);
1041 WARN(cur_state
!= state
,
1042 "plane %c assertion failure (expected %s, current %s)\n",
1043 plane_name(plane
), state_string(state
), state_string(cur_state
));
1046 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1047 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1049 static void assert_planes_disabled(struct drm_i915_private
*dev_priv
,
1056 /* Planes are fixed to pipes on ILK+ */
1057 if (HAS_PCH_SPLIT(dev_priv
->dev
)) {
1058 reg
= DSPCNTR(pipe
);
1059 val
= I915_READ(reg
);
1060 WARN((val
& DISPLAY_PLANE_ENABLE
),
1061 "plane %c assertion failure, should be disabled but not\n",
1066 /* Need to check both planes against the pipe */
1067 for (i
= 0; i
< 2; i
++) {
1069 val
= I915_READ(reg
);
1070 cur_pipe
= (val
& DISPPLANE_SEL_PIPE_MASK
) >>
1071 DISPPLANE_SEL_PIPE_SHIFT
;
1072 WARN((val
& DISPLAY_PLANE_ENABLE
) && pipe
== cur_pipe
,
1073 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1074 plane_name(i
), pipe_name(pipe
));
1078 static void assert_pch_refclk_enabled(struct drm_i915_private
*dev_priv
)
1083 val
= I915_READ(PCH_DREF_CONTROL
);
1084 enabled
= !!(val
& (DREF_SSC_SOURCE_MASK
| DREF_NONSPREAD_SOURCE_MASK
|
1085 DREF_SUPERSPREAD_SOURCE_MASK
));
1086 WARN(!enabled
, "PCH refclk assertion failure, should be active but is disabled\n");
1089 static void assert_transcoder_disabled(struct drm_i915_private
*dev_priv
,
1096 reg
= TRANSCONF(pipe
);
1097 val
= I915_READ(reg
);
1098 enabled
= !!(val
& TRANS_ENABLE
);
1100 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1104 static bool dp_pipe_enabled(struct drm_i915_private
*dev_priv
,
1105 enum pipe pipe
, u32 port_sel
, u32 val
)
1107 if ((val
& DP_PORT_EN
) == 0)
1110 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1111 u32 trans_dp_ctl_reg
= TRANS_DP_CTL(pipe
);
1112 u32 trans_dp_ctl
= I915_READ(trans_dp_ctl_reg
);
1113 if ((trans_dp_ctl
& TRANS_DP_PORT_SEL_MASK
) != port_sel
)
1116 if ((val
& DP_PIPE_MASK
) != (pipe
<< 30))
1122 static bool hdmi_pipe_enabled(struct drm_i915_private
*dev_priv
,
1123 enum pipe pipe
, u32 val
)
1125 if ((val
& PORT_ENABLE
) == 0)
1128 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1129 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1132 if ((val
& TRANSCODER_MASK
) != TRANSCODER(pipe
))
1138 static bool lvds_pipe_enabled(struct drm_i915_private
*dev_priv
,
1139 enum pipe pipe
, u32 val
)
1141 if ((val
& LVDS_PORT_EN
) == 0)
1144 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1145 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1148 if ((val
& LVDS_PIPE_MASK
) != LVDS_PIPE(pipe
))
1154 static bool adpa_pipe_enabled(struct drm_i915_private
*dev_priv
,
1155 enum pipe pipe
, u32 val
)
1157 if ((val
& ADPA_DAC_ENABLE
) == 0)
1159 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1160 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1163 if ((val
& ADPA_PIPE_SELECT_MASK
) != ADPA_PIPE_SELECT(pipe
))
1169 static void assert_pch_dp_disabled(struct drm_i915_private
*dev_priv
,
1170 enum pipe pipe
, int reg
, u32 port_sel
)
1172 u32 val
= I915_READ(reg
);
1173 WARN(dp_pipe_enabled(dev_priv
, pipe
, port_sel
, val
),
1174 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1175 reg
, pipe_name(pipe
));
1178 static void assert_pch_hdmi_disabled(struct drm_i915_private
*dev_priv
,
1179 enum pipe pipe
, int reg
)
1181 u32 val
= I915_READ(reg
);
1182 WARN(hdmi_pipe_enabled(dev_priv
, val
, pipe
),
1183 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1184 reg
, pipe_name(pipe
));
1187 static void assert_pch_ports_disabled(struct drm_i915_private
*dev_priv
,
1193 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_B
, TRANS_DP_PORT_SEL_B
);
1194 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_C
, TRANS_DP_PORT_SEL_C
);
1195 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_D
, TRANS_DP_PORT_SEL_D
);
1198 val
= I915_READ(reg
);
1199 WARN(adpa_pipe_enabled(dev_priv
, val
, pipe
),
1200 "PCH VGA enabled on transcoder %c, should be disabled\n",
1204 val
= I915_READ(reg
);
1205 WARN(lvds_pipe_enabled(dev_priv
, val
, pipe
),
1206 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1209 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMIB
);
1210 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMIC
);
1211 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMID
);
1215 * intel_enable_pll - enable a PLL
1216 * @dev_priv: i915 private structure
1217 * @pipe: pipe PLL to enable
1219 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1220 * make sure the PLL reg is writable first though, since the panel write
1221 * protect mechanism may be enabled.
1223 * Note! This is for pre-ILK only.
1225 static void intel_enable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1230 /* No really, not for ILK+ */
1231 BUG_ON(dev_priv
->info
->gen
>= 5);
1233 /* PLL is protected by panel, make sure we can write it */
1234 if (IS_MOBILE(dev_priv
->dev
) && !IS_I830(dev_priv
->dev
))
1235 assert_panel_unlocked(dev_priv
, pipe
);
1238 val
= I915_READ(reg
);
1239 val
|= DPLL_VCO_ENABLE
;
1241 /* We do this three times for luck */
1242 I915_WRITE(reg
, val
);
1244 udelay(150); /* wait for warmup */
1245 I915_WRITE(reg
, val
);
1247 udelay(150); /* wait for warmup */
1248 I915_WRITE(reg
, val
);
1250 udelay(150); /* wait for warmup */
1254 * intel_disable_pll - disable a PLL
1255 * @dev_priv: i915 private structure
1256 * @pipe: pipe PLL to disable
1258 * Disable the PLL for @pipe, making sure the pipe is off first.
1260 * Note! This is for pre-ILK only.
1262 static void intel_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1267 /* Don't disable pipe A or pipe A PLLs if needed */
1268 if (pipe
== PIPE_A
&& (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
))
1271 /* Make sure the pipe isn't still relying on us */
1272 assert_pipe_disabled(dev_priv
, pipe
);
1275 val
= I915_READ(reg
);
1276 val
&= ~DPLL_VCO_ENABLE
;
1277 I915_WRITE(reg
, val
);
1282 * intel_enable_pch_pll - enable PCH PLL
1283 * @dev_priv: i915 private structure
1284 * @pipe: pipe PLL to enable
1286 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1287 * drives the transcoder clock.
1289 static void intel_enable_pch_pll(struct intel_crtc
*intel_crtc
)
1291 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
1292 struct intel_pch_pll
*pll
= intel_crtc
->pch_pll
;
1296 /* PCH only available on ILK+ */
1297 BUG_ON(dev_priv
->info
->gen
< 5);
1298 BUG_ON(pll
== NULL
);
1299 BUG_ON(pll
->refcount
== 0);
1301 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1302 pll
->pll_reg
, pll
->active
, pll
->on
,
1303 intel_crtc
->base
.base
.id
);
1305 /* PCH refclock must be enabled first */
1306 assert_pch_refclk_enabled(dev_priv
);
1308 if (pll
->active
++ && pll
->on
) {
1309 assert_pch_pll_enabled(dev_priv
, intel_crtc
);
1313 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll
->pll_reg
);
1316 val
= I915_READ(reg
);
1317 val
|= DPLL_VCO_ENABLE
;
1318 I915_WRITE(reg
, val
);
1325 static void intel_disable_pch_pll(struct intel_crtc
*intel_crtc
)
1327 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
1328 struct intel_pch_pll
*pll
= intel_crtc
->pch_pll
;
1332 /* PCH only available on ILK+ */
1333 BUG_ON(dev_priv
->info
->gen
< 5);
1337 BUG_ON(pll
->refcount
== 0);
1339 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1340 pll
->pll_reg
, pll
->active
, pll
->on
,
1341 intel_crtc
->base
.base
.id
);
1343 BUG_ON(pll
->active
== 0);
1344 if (--pll
->active
) {
1345 assert_pch_pll_enabled(dev_priv
, intel_crtc
);
1349 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll
->pll_reg
);
1351 /* Make sure transcoder isn't still depending on us */
1352 assert_transcoder_disabled(dev_priv
, intel_crtc
->pipe
);
1355 val
= I915_READ(reg
);
1356 val
&= ~DPLL_VCO_ENABLE
;
1357 I915_WRITE(reg
, val
);
1364 static void intel_enable_transcoder(struct drm_i915_private
*dev_priv
,
1368 u32 val
, pipeconf_val
;
1369 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
1371 /* PCH only available on ILK+ */
1372 BUG_ON(dev_priv
->info
->gen
< 5);
1374 /* Make sure PCH DPLL is enabled */
1375 assert_pch_pll_enabled(dev_priv
, to_intel_crtc(crtc
));
1377 /* FDI must be feeding us bits for PCH ports */
1378 assert_fdi_tx_enabled(dev_priv
, pipe
);
1379 assert_fdi_rx_enabled(dev_priv
, pipe
);
1381 reg
= TRANSCONF(pipe
);
1382 val
= I915_READ(reg
);
1383 pipeconf_val
= I915_READ(PIPECONF(pipe
));
1385 if (HAS_PCH_IBX(dev_priv
->dev
)) {
1387 * make the BPC in transcoder be consistent with
1388 * that in pipeconf reg.
1390 val
&= ~PIPE_BPC_MASK
;
1391 val
|= pipeconf_val
& PIPE_BPC_MASK
;
1394 val
&= ~TRANS_INTERLACE_MASK
;
1395 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK
) == PIPECONF_INTERLACED_ILK
)
1396 if (HAS_PCH_IBX(dev_priv
->dev
) &&
1397 intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
))
1398 val
|= TRANS_LEGACY_INTERLACED_ILK
;
1400 val
|= TRANS_INTERLACED
;
1402 val
|= TRANS_PROGRESSIVE
;
1404 I915_WRITE(reg
, val
| TRANS_ENABLE
);
1405 if (wait_for(I915_READ(reg
) & TRANS_STATE_ENABLE
, 100))
1406 DRM_ERROR("failed to enable transcoder %d\n", pipe
);
1409 static void intel_disable_transcoder(struct drm_i915_private
*dev_priv
,
1415 /* FDI relies on the transcoder */
1416 assert_fdi_tx_disabled(dev_priv
, pipe
);
1417 assert_fdi_rx_disabled(dev_priv
, pipe
);
1419 /* Ports must be off as well */
1420 assert_pch_ports_disabled(dev_priv
, pipe
);
1422 reg
= TRANSCONF(pipe
);
1423 val
= I915_READ(reg
);
1424 val
&= ~TRANS_ENABLE
;
1425 I915_WRITE(reg
, val
);
1426 /* wait for PCH transcoder off, transcoder state */
1427 if (wait_for((I915_READ(reg
) & TRANS_STATE_ENABLE
) == 0, 50))
1428 DRM_ERROR("failed to disable transcoder %d\n", pipe
);
1432 * intel_enable_pipe - enable a pipe, asserting requirements
1433 * @dev_priv: i915 private structure
1434 * @pipe: pipe to enable
1435 * @pch_port: on ILK+, is this pipe driving a PCH port or not
1437 * Enable @pipe, making sure that various hardware specific requirements
1438 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1440 * @pipe should be %PIPE_A or %PIPE_B.
1442 * Will wait until the pipe is actually running (i.e. first vblank) before
1445 static void intel_enable_pipe(struct drm_i915_private
*dev_priv
, enum pipe pipe
,
1452 * A pipe without a PLL won't actually be able to drive bits from
1453 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1456 if (!HAS_PCH_SPLIT(dev_priv
->dev
))
1457 assert_pll_enabled(dev_priv
, pipe
);
1460 /* if driving the PCH, we need FDI enabled */
1461 assert_fdi_rx_pll_enabled(dev_priv
, pipe
);
1462 assert_fdi_tx_pll_enabled(dev_priv
, pipe
);
1464 /* FIXME: assert CPU port conditions for SNB+ */
1467 reg
= PIPECONF(pipe
);
1468 val
= I915_READ(reg
);
1469 if (val
& PIPECONF_ENABLE
)
1472 I915_WRITE(reg
, val
| PIPECONF_ENABLE
);
1473 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1477 * intel_disable_pipe - disable a pipe, asserting requirements
1478 * @dev_priv: i915 private structure
1479 * @pipe: pipe to disable
1481 * Disable @pipe, making sure that various hardware specific requirements
1482 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1484 * @pipe should be %PIPE_A or %PIPE_B.
1486 * Will wait until the pipe has shut down before returning.
1488 static void intel_disable_pipe(struct drm_i915_private
*dev_priv
,
1495 * Make sure planes won't keep trying to pump pixels to us,
1496 * or we might hang the display.
1498 assert_planes_disabled(dev_priv
, pipe
);
1500 /* Don't disable pipe A or pipe A PLLs if needed */
1501 if (pipe
== PIPE_A
&& (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
))
1504 reg
= PIPECONF(pipe
);
1505 val
= I915_READ(reg
);
1506 if ((val
& PIPECONF_ENABLE
) == 0)
1509 I915_WRITE(reg
, val
& ~PIPECONF_ENABLE
);
1510 intel_wait_for_pipe_off(dev_priv
->dev
, pipe
);
1514 * Plane regs are double buffered, going from enabled->disabled needs a
1515 * trigger in order to latch. The display address reg provides this.
1517 void intel_flush_display_plane(struct drm_i915_private
*dev_priv
,
1520 I915_WRITE(DSPADDR(plane
), I915_READ(DSPADDR(plane
)));
1521 I915_WRITE(DSPSURF(plane
), I915_READ(DSPSURF(plane
)));
1525 * intel_enable_plane - enable a display plane on a given pipe
1526 * @dev_priv: i915 private structure
1527 * @plane: plane to enable
1528 * @pipe: pipe being fed
1530 * Enable @plane on @pipe, making sure that @pipe is running first.
1532 static void intel_enable_plane(struct drm_i915_private
*dev_priv
,
1533 enum plane plane
, enum pipe pipe
)
1538 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1539 assert_pipe_enabled(dev_priv
, pipe
);
1541 reg
= DSPCNTR(plane
);
1542 val
= I915_READ(reg
);
1543 if (val
& DISPLAY_PLANE_ENABLE
)
1546 I915_WRITE(reg
, val
| DISPLAY_PLANE_ENABLE
);
1547 intel_flush_display_plane(dev_priv
, plane
);
1548 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1552 * intel_disable_plane - disable a display plane
1553 * @dev_priv: i915 private structure
1554 * @plane: plane to disable
1555 * @pipe: pipe consuming the data
1557 * Disable @plane; should be an independent operation.
1559 static void intel_disable_plane(struct drm_i915_private
*dev_priv
,
1560 enum plane plane
, enum pipe pipe
)
1565 reg
= DSPCNTR(plane
);
1566 val
= I915_READ(reg
);
1567 if ((val
& DISPLAY_PLANE_ENABLE
) == 0)
1570 I915_WRITE(reg
, val
& ~DISPLAY_PLANE_ENABLE
);
1571 intel_flush_display_plane(dev_priv
, plane
);
1572 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1575 static void disable_pch_dp(struct drm_i915_private
*dev_priv
,
1576 enum pipe pipe
, int reg
, u32 port_sel
)
1578 u32 val
= I915_READ(reg
);
1579 if (dp_pipe_enabled(dev_priv
, pipe
, port_sel
, val
)) {
1580 DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg
, pipe
);
1581 I915_WRITE(reg
, val
& ~DP_PORT_EN
);
1585 static void disable_pch_hdmi(struct drm_i915_private
*dev_priv
,
1586 enum pipe pipe
, int reg
)
1588 u32 val
= I915_READ(reg
);
1589 if (hdmi_pipe_enabled(dev_priv
, val
, pipe
)) {
1590 DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n",
1592 I915_WRITE(reg
, val
& ~PORT_ENABLE
);
1596 /* Disable any ports connected to this transcoder */
1597 static void intel_disable_pch_ports(struct drm_i915_private
*dev_priv
,
1602 val
= I915_READ(PCH_PP_CONTROL
);
1603 I915_WRITE(PCH_PP_CONTROL
, val
| PANEL_UNLOCK_REGS
);
1605 disable_pch_dp(dev_priv
, pipe
, PCH_DP_B
, TRANS_DP_PORT_SEL_B
);
1606 disable_pch_dp(dev_priv
, pipe
, PCH_DP_C
, TRANS_DP_PORT_SEL_C
);
1607 disable_pch_dp(dev_priv
, pipe
, PCH_DP_D
, TRANS_DP_PORT_SEL_D
);
1610 val
= I915_READ(reg
);
1611 if (adpa_pipe_enabled(dev_priv
, val
, pipe
))
1612 I915_WRITE(reg
, val
& ~ADPA_DAC_ENABLE
);
1615 val
= I915_READ(reg
);
1616 if (lvds_pipe_enabled(dev_priv
, val
, pipe
)) {
1617 DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe
, val
);
1618 I915_WRITE(reg
, val
& ~LVDS_PORT_EN
);
1623 disable_pch_hdmi(dev_priv
, pipe
, HDMIB
);
1624 disable_pch_hdmi(dev_priv
, pipe
, HDMIC
);
1625 disable_pch_hdmi(dev_priv
, pipe
, HDMID
);
1629 intel_pin_and_fence_fb_obj(struct drm_device
*dev
,
1630 struct drm_i915_gem_object
*obj
,
1631 struct intel_ring_buffer
*pipelined
)
1633 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1637 switch (obj
->tiling_mode
) {
1638 case I915_TILING_NONE
:
1639 if (IS_BROADWATER(dev
) || IS_CRESTLINE(dev
))
1640 alignment
= 128 * 1024;
1641 else if (INTEL_INFO(dev
)->gen
>= 4)
1642 alignment
= 4 * 1024;
1644 alignment
= 64 * 1024;
1647 /* pin() will align the object as required by fence */
1651 /* FIXME: Is this true? */
1652 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1658 dev_priv
->mm
.interruptible
= false;
1659 ret
= i915_gem_object_pin_to_display_plane(obj
, alignment
, pipelined
);
1661 goto err_interruptible
;
1663 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1664 * fence, whereas 965+ only requires a fence if using
1665 * framebuffer compression. For simplicity, we always install
1666 * a fence as the cost is not that onerous.
1668 ret
= i915_gem_object_get_fence(obj
);
1672 i915_gem_object_pin_fence(obj
);
1674 dev_priv
->mm
.interruptible
= true;
1678 i915_gem_object_unpin(obj
);
1680 dev_priv
->mm
.interruptible
= true;
1684 void intel_unpin_fb_obj(struct drm_i915_gem_object
*obj
)
1686 i915_gem_object_unpin_fence(obj
);
1687 i915_gem_object_unpin(obj
);
1690 static int i9xx_update_plane(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
1693 struct drm_device
*dev
= crtc
->dev
;
1694 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1695 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1696 struct intel_framebuffer
*intel_fb
;
1697 struct drm_i915_gem_object
*obj
;
1698 int plane
= intel_crtc
->plane
;
1699 unsigned long Start
, Offset
;
1708 DRM_ERROR("Can't update plane %d in SAREA\n", plane
);
1712 intel_fb
= to_intel_framebuffer(fb
);
1713 obj
= intel_fb
->obj
;
1715 reg
= DSPCNTR(plane
);
1716 dspcntr
= I915_READ(reg
);
1717 /* Mask out pixel format bits in case we change it */
1718 dspcntr
&= ~DISPPLANE_PIXFORMAT_MASK
;
1719 switch (fb
->bits_per_pixel
) {
1721 dspcntr
|= DISPPLANE_8BPP
;
1724 if (fb
->depth
== 15)
1725 dspcntr
|= DISPPLANE_15_16BPP
;
1727 dspcntr
|= DISPPLANE_16BPP
;
1731 dspcntr
|= DISPPLANE_32BPP_NO_ALPHA
;
1734 DRM_ERROR("Unknown color depth %d\n", fb
->bits_per_pixel
);
1737 if (INTEL_INFO(dev
)->gen
>= 4) {
1738 if (obj
->tiling_mode
!= I915_TILING_NONE
)
1739 dspcntr
|= DISPPLANE_TILED
;
1741 dspcntr
&= ~DISPPLANE_TILED
;
1744 I915_WRITE(reg
, dspcntr
);
1746 Start
= obj
->gtt_offset
;
1747 Offset
= y
* fb
->pitches
[0] + x
* (fb
->bits_per_pixel
/ 8);
1749 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
1750 Start
, Offset
, x
, y
, fb
->pitches
[0]);
1751 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
1752 if (INTEL_INFO(dev
)->gen
>= 4) {
1753 I915_MODIFY_DISPBASE(DSPSURF(plane
), Start
);
1754 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
1755 I915_WRITE(DSPADDR(plane
), Offset
);
1757 I915_WRITE(DSPADDR(plane
), Start
+ Offset
);
1763 static int ironlake_update_plane(struct drm_crtc
*crtc
,
1764 struct drm_framebuffer
*fb
, int x
, int y
)
1766 struct drm_device
*dev
= crtc
->dev
;
1767 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1768 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1769 struct intel_framebuffer
*intel_fb
;
1770 struct drm_i915_gem_object
*obj
;
1771 int plane
= intel_crtc
->plane
;
1772 unsigned long Start
, Offset
;
1782 DRM_ERROR("Can't update plane %d in SAREA\n", plane
);
1786 intel_fb
= to_intel_framebuffer(fb
);
1787 obj
= intel_fb
->obj
;
1789 reg
= DSPCNTR(plane
);
1790 dspcntr
= I915_READ(reg
);
1791 /* Mask out pixel format bits in case we change it */
1792 dspcntr
&= ~DISPPLANE_PIXFORMAT_MASK
;
1793 switch (fb
->bits_per_pixel
) {
1795 dspcntr
|= DISPPLANE_8BPP
;
1798 if (fb
->depth
!= 16)
1801 dspcntr
|= DISPPLANE_16BPP
;
1805 if (fb
->depth
== 24)
1806 dspcntr
|= DISPPLANE_32BPP_NO_ALPHA
;
1807 else if (fb
->depth
== 30)
1808 dspcntr
|= DISPPLANE_32BPP_30BIT_NO_ALPHA
;
1813 DRM_ERROR("Unknown color depth %d\n", fb
->bits_per_pixel
);
1817 if (obj
->tiling_mode
!= I915_TILING_NONE
)
1818 dspcntr
|= DISPPLANE_TILED
;
1820 dspcntr
&= ~DISPPLANE_TILED
;
1823 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
1825 I915_WRITE(reg
, dspcntr
);
1827 Start
= obj
->gtt_offset
;
1828 Offset
= y
* fb
->pitches
[0] + x
* (fb
->bits_per_pixel
/ 8);
1830 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
1831 Start
, Offset
, x
, y
, fb
->pitches
[0]);
1832 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
1833 I915_MODIFY_DISPBASE(DSPSURF(plane
), Start
);
1834 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
1835 I915_WRITE(DSPADDR(plane
), Offset
);
1841 /* Assume fb object is pinned & idle & fenced and just update base pointers */
1843 intel_pipe_set_base_atomic(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
1844 int x
, int y
, enum mode_set_atomic state
)
1846 struct drm_device
*dev
= crtc
->dev
;
1847 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1849 if (dev_priv
->display
.disable_fbc
)
1850 dev_priv
->display
.disable_fbc(dev
);
1851 intel_increase_pllclock(crtc
);
1853 return dev_priv
->display
.update_plane(crtc
, fb
, x
, y
);
1857 intel_finish_fb(struct drm_framebuffer
*old_fb
)
1859 struct drm_i915_gem_object
*obj
= to_intel_framebuffer(old_fb
)->obj
;
1860 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
1861 bool was_interruptible
= dev_priv
->mm
.interruptible
;
1864 wait_event(dev_priv
->pending_flip_queue
,
1865 atomic_read(&dev_priv
->mm
.wedged
) ||
1866 atomic_read(&obj
->pending_flip
) == 0);
1868 /* Big Hammer, we also need to ensure that any pending
1869 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
1870 * current scanout is retired before unpinning the old
1873 * This should only fail upon a hung GPU, in which case we
1874 * can safely continue.
1876 dev_priv
->mm
.interruptible
= false;
1877 ret
= i915_gem_object_finish_gpu(obj
);
1878 dev_priv
->mm
.interruptible
= was_interruptible
;
1884 intel_pipe_set_base(struct drm_crtc
*crtc
, int x
, int y
,
1885 struct drm_framebuffer
*old_fb
)
1887 struct drm_device
*dev
= crtc
->dev
;
1888 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1889 struct drm_i915_master_private
*master_priv
;
1890 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1895 DRM_ERROR("No FB bound\n");
1899 switch (intel_crtc
->plane
) {
1904 if (IS_IVYBRIDGE(dev
))
1906 /* fall through otherwise */
1908 DRM_ERROR("no plane for crtc\n");
1912 mutex_lock(&dev
->struct_mutex
);
1913 ret
= intel_pin_and_fence_fb_obj(dev
,
1914 to_intel_framebuffer(crtc
->fb
)->obj
,
1917 mutex_unlock(&dev
->struct_mutex
);
1918 DRM_ERROR("pin & fence failed\n");
1923 intel_finish_fb(old_fb
);
1925 ret
= dev_priv
->display
.update_plane(crtc
, crtc
->fb
, x
, y
);
1927 intel_unpin_fb_obj(to_intel_framebuffer(crtc
->fb
)->obj
);
1928 mutex_unlock(&dev
->struct_mutex
);
1929 DRM_ERROR("failed to update base address\n");
1934 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
1935 intel_unpin_fb_obj(to_intel_framebuffer(old_fb
)->obj
);
1938 intel_update_fbc(dev
);
1939 mutex_unlock(&dev
->struct_mutex
);
1941 if (!dev
->primary
->master
)
1944 master_priv
= dev
->primary
->master
->driver_priv
;
1945 if (!master_priv
->sarea_priv
)
1948 if (intel_crtc
->pipe
) {
1949 master_priv
->sarea_priv
->pipeB_x
= x
;
1950 master_priv
->sarea_priv
->pipeB_y
= y
;
1952 master_priv
->sarea_priv
->pipeA_x
= x
;
1953 master_priv
->sarea_priv
->pipeA_y
= y
;
1959 static void ironlake_set_pll_edp(struct drm_crtc
*crtc
, int clock
)
1961 struct drm_device
*dev
= crtc
->dev
;
1962 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1965 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock
);
1966 dpa_ctl
= I915_READ(DP_A
);
1967 dpa_ctl
&= ~DP_PLL_FREQ_MASK
;
1969 if (clock
< 200000) {
1971 dpa_ctl
|= DP_PLL_FREQ_160MHZ
;
1972 /* workaround for 160Mhz:
1973 1) program 0x4600c bits 15:0 = 0x8124
1974 2) program 0x46010 bit 0 = 1
1975 3) program 0x46034 bit 24 = 1
1976 4) program 0x64000 bit 14 = 1
1978 temp
= I915_READ(0x4600c);
1980 I915_WRITE(0x4600c, temp
| 0x8124);
1982 temp
= I915_READ(0x46010);
1983 I915_WRITE(0x46010, temp
| 1);
1985 temp
= I915_READ(0x46034);
1986 I915_WRITE(0x46034, temp
| (1 << 24));
1988 dpa_ctl
|= DP_PLL_FREQ_270MHZ
;
1990 I915_WRITE(DP_A
, dpa_ctl
);
1996 static void intel_fdi_normal_train(struct drm_crtc
*crtc
)
1998 struct drm_device
*dev
= crtc
->dev
;
1999 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2000 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2001 int pipe
= intel_crtc
->pipe
;
2004 /* enable normal train */
2005 reg
= FDI_TX_CTL(pipe
);
2006 temp
= I915_READ(reg
);
2007 if (IS_IVYBRIDGE(dev
)) {
2008 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
2009 temp
|= FDI_LINK_TRAIN_NONE_IVB
| FDI_TX_ENHANCE_FRAME_ENABLE
;
2011 temp
&= ~FDI_LINK_TRAIN_NONE
;
2012 temp
|= FDI_LINK_TRAIN_NONE
| FDI_TX_ENHANCE_FRAME_ENABLE
;
2014 I915_WRITE(reg
, temp
);
2016 reg
= FDI_RX_CTL(pipe
);
2017 temp
= I915_READ(reg
);
2018 if (HAS_PCH_CPT(dev
)) {
2019 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2020 temp
|= FDI_LINK_TRAIN_NORMAL_CPT
;
2022 temp
&= ~FDI_LINK_TRAIN_NONE
;
2023 temp
|= FDI_LINK_TRAIN_NONE
;
2025 I915_WRITE(reg
, temp
| FDI_RX_ENHANCE_FRAME_ENABLE
);
2027 /* wait one idle pattern time */
2031 /* IVB wants error correction enabled */
2032 if (IS_IVYBRIDGE(dev
))
2033 I915_WRITE(reg
, I915_READ(reg
) | FDI_FS_ERRC_ENABLE
|
2034 FDI_FE_ERRC_ENABLE
);
2037 static void cpt_phase_pointer_enable(struct drm_device
*dev
, int pipe
)
2039 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2040 u32 flags
= I915_READ(SOUTH_CHICKEN1
);
2042 flags
|= FDI_PHASE_SYNC_OVR(pipe
);
2043 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* once to unlock... */
2044 flags
|= FDI_PHASE_SYNC_EN(pipe
);
2045 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* then again to enable */
2046 POSTING_READ(SOUTH_CHICKEN1
);
2049 /* The FDI link training functions for ILK/Ibexpeak. */
2050 static void ironlake_fdi_link_train(struct drm_crtc
*crtc
)
2052 struct drm_device
*dev
= crtc
->dev
;
2053 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2054 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2055 int pipe
= intel_crtc
->pipe
;
2056 int plane
= intel_crtc
->plane
;
2057 u32 reg
, temp
, tries
;
2059 /* FDI needs bits from pipe & plane first */
2060 assert_pipe_enabled(dev_priv
, pipe
);
2061 assert_plane_enabled(dev_priv
, plane
);
2063 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2065 reg
= FDI_RX_IMR(pipe
);
2066 temp
= I915_READ(reg
);
2067 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2068 temp
&= ~FDI_RX_BIT_LOCK
;
2069 I915_WRITE(reg
, temp
);
2073 /* enable CPU FDI TX and PCH FDI RX */
2074 reg
= FDI_TX_CTL(pipe
);
2075 temp
= I915_READ(reg
);
2077 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2078 temp
&= ~FDI_LINK_TRAIN_NONE
;
2079 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2080 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2082 reg
= FDI_RX_CTL(pipe
);
2083 temp
= I915_READ(reg
);
2084 temp
&= ~FDI_LINK_TRAIN_NONE
;
2085 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2086 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2091 /* Ironlake workaround, enable clock pointer after FDI enable*/
2092 if (HAS_PCH_IBX(dev
)) {
2093 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
2094 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
|
2095 FDI_RX_PHASE_SYNC_POINTER_EN
);
2098 reg
= FDI_RX_IIR(pipe
);
2099 for (tries
= 0; tries
< 5; tries
++) {
2100 temp
= I915_READ(reg
);
2101 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2103 if ((temp
& FDI_RX_BIT_LOCK
)) {
2104 DRM_DEBUG_KMS("FDI train 1 done.\n");
2105 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2110 DRM_ERROR("FDI train 1 fail!\n");
2113 reg
= FDI_TX_CTL(pipe
);
2114 temp
= I915_READ(reg
);
2115 temp
&= ~FDI_LINK_TRAIN_NONE
;
2116 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2117 I915_WRITE(reg
, temp
);
2119 reg
= FDI_RX_CTL(pipe
);
2120 temp
= I915_READ(reg
);
2121 temp
&= ~FDI_LINK_TRAIN_NONE
;
2122 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2123 I915_WRITE(reg
, temp
);
2128 reg
= FDI_RX_IIR(pipe
);
2129 for (tries
= 0; tries
< 5; tries
++) {
2130 temp
= I915_READ(reg
);
2131 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2133 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2134 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2135 DRM_DEBUG_KMS("FDI train 2 done.\n");
2140 DRM_ERROR("FDI train 2 fail!\n");
2142 DRM_DEBUG_KMS("FDI train done\n");
2146 static const int snb_b_fdi_train_param
[] = {
2147 FDI_LINK_TRAIN_400MV_0DB_SNB_B
,
2148 FDI_LINK_TRAIN_400MV_6DB_SNB_B
,
2149 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B
,
2150 FDI_LINK_TRAIN_800MV_0DB_SNB_B
,
2153 /* The FDI link training functions for SNB/Cougarpoint. */
2154 static void gen6_fdi_link_train(struct drm_crtc
*crtc
)
2156 struct drm_device
*dev
= crtc
->dev
;
2157 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2158 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2159 int pipe
= intel_crtc
->pipe
;
2160 u32 reg
, temp
, i
, retry
;
2162 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2164 reg
= FDI_RX_IMR(pipe
);
2165 temp
= I915_READ(reg
);
2166 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2167 temp
&= ~FDI_RX_BIT_LOCK
;
2168 I915_WRITE(reg
, temp
);
2173 /* enable CPU FDI TX and PCH FDI RX */
2174 reg
= FDI_TX_CTL(pipe
);
2175 temp
= I915_READ(reg
);
2177 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2178 temp
&= ~FDI_LINK_TRAIN_NONE
;
2179 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2180 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2182 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2183 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2185 reg
= FDI_RX_CTL(pipe
);
2186 temp
= I915_READ(reg
);
2187 if (HAS_PCH_CPT(dev
)) {
2188 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2189 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2191 temp
&= ~FDI_LINK_TRAIN_NONE
;
2192 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2194 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2199 if (HAS_PCH_CPT(dev
))
2200 cpt_phase_pointer_enable(dev
, pipe
);
2202 for (i
= 0; i
< 4; i
++) {
2203 reg
= FDI_TX_CTL(pipe
);
2204 temp
= I915_READ(reg
);
2205 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2206 temp
|= snb_b_fdi_train_param
[i
];
2207 I915_WRITE(reg
, temp
);
2212 for (retry
= 0; retry
< 5; retry
++) {
2213 reg
= FDI_RX_IIR(pipe
);
2214 temp
= I915_READ(reg
);
2215 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2216 if (temp
& FDI_RX_BIT_LOCK
) {
2217 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2218 DRM_DEBUG_KMS("FDI train 1 done.\n");
2227 DRM_ERROR("FDI train 1 fail!\n");
2230 reg
= FDI_TX_CTL(pipe
);
2231 temp
= I915_READ(reg
);
2232 temp
&= ~FDI_LINK_TRAIN_NONE
;
2233 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2235 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2237 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2239 I915_WRITE(reg
, temp
);
2241 reg
= FDI_RX_CTL(pipe
);
2242 temp
= I915_READ(reg
);
2243 if (HAS_PCH_CPT(dev
)) {
2244 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2245 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
2247 temp
&= ~FDI_LINK_TRAIN_NONE
;
2248 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2250 I915_WRITE(reg
, temp
);
2255 for (i
= 0; i
< 4; i
++) {
2256 reg
= FDI_TX_CTL(pipe
);
2257 temp
= I915_READ(reg
);
2258 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2259 temp
|= snb_b_fdi_train_param
[i
];
2260 I915_WRITE(reg
, temp
);
2265 for (retry
= 0; retry
< 5; retry
++) {
2266 reg
= FDI_RX_IIR(pipe
);
2267 temp
= I915_READ(reg
);
2268 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2269 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2270 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2271 DRM_DEBUG_KMS("FDI train 2 done.\n");
2280 DRM_ERROR("FDI train 2 fail!\n");
2282 DRM_DEBUG_KMS("FDI train done.\n");
2285 /* Manual link training for Ivy Bridge A0 parts */
2286 static void ivb_manual_fdi_link_train(struct drm_crtc
*crtc
)
2288 struct drm_device
*dev
= crtc
->dev
;
2289 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2290 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2291 int pipe
= intel_crtc
->pipe
;
2294 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2296 reg
= FDI_RX_IMR(pipe
);
2297 temp
= I915_READ(reg
);
2298 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2299 temp
&= ~FDI_RX_BIT_LOCK
;
2300 I915_WRITE(reg
, temp
);
2305 /* enable CPU FDI TX and PCH FDI RX */
2306 reg
= FDI_TX_CTL(pipe
);
2307 temp
= I915_READ(reg
);
2309 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2310 temp
&= ~(FDI_LINK_TRAIN_AUTO
| FDI_LINK_TRAIN_NONE_IVB
);
2311 temp
|= FDI_LINK_TRAIN_PATTERN_1_IVB
;
2312 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2313 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2314 temp
|= FDI_COMPOSITE_SYNC
;
2315 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2317 reg
= FDI_RX_CTL(pipe
);
2318 temp
= I915_READ(reg
);
2319 temp
&= ~FDI_LINK_TRAIN_AUTO
;
2320 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2321 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2322 temp
|= FDI_COMPOSITE_SYNC
;
2323 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2328 if (HAS_PCH_CPT(dev
))
2329 cpt_phase_pointer_enable(dev
, pipe
);
2331 for (i
= 0; i
< 4; i
++) {
2332 reg
= FDI_TX_CTL(pipe
);
2333 temp
= I915_READ(reg
);
2334 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2335 temp
|= snb_b_fdi_train_param
[i
];
2336 I915_WRITE(reg
, temp
);
2341 reg
= FDI_RX_IIR(pipe
);
2342 temp
= I915_READ(reg
);
2343 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2345 if (temp
& FDI_RX_BIT_LOCK
||
2346 (I915_READ(reg
) & FDI_RX_BIT_LOCK
)) {
2347 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2348 DRM_DEBUG_KMS("FDI train 1 done.\n");
2353 DRM_ERROR("FDI train 1 fail!\n");
2356 reg
= FDI_TX_CTL(pipe
);
2357 temp
= I915_READ(reg
);
2358 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
2359 temp
|= FDI_LINK_TRAIN_PATTERN_2_IVB
;
2360 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2361 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2362 I915_WRITE(reg
, temp
);
2364 reg
= FDI_RX_CTL(pipe
);
2365 temp
= I915_READ(reg
);
2366 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2367 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
2368 I915_WRITE(reg
, temp
);
2373 for (i
= 0; i
< 4; i
++) {
2374 reg
= FDI_TX_CTL(pipe
);
2375 temp
= I915_READ(reg
);
2376 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2377 temp
|= snb_b_fdi_train_param
[i
];
2378 I915_WRITE(reg
, temp
);
2383 reg
= FDI_RX_IIR(pipe
);
2384 temp
= I915_READ(reg
);
2385 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2387 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2388 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2389 DRM_DEBUG_KMS("FDI train 2 done.\n");
2394 DRM_ERROR("FDI train 2 fail!\n");
2396 DRM_DEBUG_KMS("FDI train done.\n");
2399 static void ironlake_fdi_pll_enable(struct drm_crtc
*crtc
)
2401 struct drm_device
*dev
= crtc
->dev
;
2402 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2403 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2404 int pipe
= intel_crtc
->pipe
;
2407 /* Write the TU size bits so error detection works */
2408 I915_WRITE(FDI_RX_TUSIZE1(pipe
),
2409 I915_READ(PIPE_DATA_M1(pipe
)) & TU_SIZE_MASK
);
2411 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
2412 reg
= FDI_RX_CTL(pipe
);
2413 temp
= I915_READ(reg
);
2414 temp
&= ~((0x7 << 19) | (0x7 << 16));
2415 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2416 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2417 I915_WRITE(reg
, temp
| FDI_RX_PLL_ENABLE
);
2422 /* Switch from Rawclk to PCDclk */
2423 temp
= I915_READ(reg
);
2424 I915_WRITE(reg
, temp
| FDI_PCDCLK
);
2429 /* Enable CPU FDI TX PLL, always on for Ironlake */
2430 reg
= FDI_TX_CTL(pipe
);
2431 temp
= I915_READ(reg
);
2432 if ((temp
& FDI_TX_PLL_ENABLE
) == 0) {
2433 I915_WRITE(reg
, temp
| FDI_TX_PLL_ENABLE
);
2440 static void cpt_phase_pointer_disable(struct drm_device
*dev
, int pipe
)
2442 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2443 u32 flags
= I915_READ(SOUTH_CHICKEN1
);
2445 flags
&= ~(FDI_PHASE_SYNC_EN(pipe
));
2446 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* once to disable... */
2447 flags
&= ~(FDI_PHASE_SYNC_OVR(pipe
));
2448 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* then again to lock */
2449 POSTING_READ(SOUTH_CHICKEN1
);
2451 static void ironlake_fdi_disable(struct drm_crtc
*crtc
)
2453 struct drm_device
*dev
= crtc
->dev
;
2454 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2455 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2456 int pipe
= intel_crtc
->pipe
;
2459 /* disable CPU FDI tx and PCH FDI rx */
2460 reg
= FDI_TX_CTL(pipe
);
2461 temp
= I915_READ(reg
);
2462 I915_WRITE(reg
, temp
& ~FDI_TX_ENABLE
);
2465 reg
= FDI_RX_CTL(pipe
);
2466 temp
= I915_READ(reg
);
2467 temp
&= ~(0x7 << 16);
2468 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2469 I915_WRITE(reg
, temp
& ~FDI_RX_ENABLE
);
2474 /* Ironlake workaround, disable clock pointer after downing FDI */
2475 if (HAS_PCH_IBX(dev
)) {
2476 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
2477 I915_WRITE(FDI_RX_CHICKEN(pipe
),
2478 I915_READ(FDI_RX_CHICKEN(pipe
) &
2479 ~FDI_RX_PHASE_SYNC_POINTER_EN
));
2480 } else if (HAS_PCH_CPT(dev
)) {
2481 cpt_phase_pointer_disable(dev
, pipe
);
2484 /* still set train pattern 1 */
2485 reg
= FDI_TX_CTL(pipe
);
2486 temp
= I915_READ(reg
);
2487 temp
&= ~FDI_LINK_TRAIN_NONE
;
2488 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2489 I915_WRITE(reg
, temp
);
2491 reg
= FDI_RX_CTL(pipe
);
2492 temp
= I915_READ(reg
);
2493 if (HAS_PCH_CPT(dev
)) {
2494 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2495 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2497 temp
&= ~FDI_LINK_TRAIN_NONE
;
2498 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2500 /* BPC in FDI rx is consistent with that in PIPECONF */
2501 temp
&= ~(0x07 << 16);
2502 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2503 I915_WRITE(reg
, temp
);
2509 static void intel_crtc_wait_for_pending_flips(struct drm_crtc
*crtc
)
2511 struct drm_device
*dev
= crtc
->dev
;
2513 if (crtc
->fb
== NULL
)
2516 mutex_lock(&dev
->struct_mutex
);
2517 intel_finish_fb(crtc
->fb
);
2518 mutex_unlock(&dev
->struct_mutex
);
2521 static bool intel_crtc_driving_pch(struct drm_crtc
*crtc
)
2523 struct drm_device
*dev
= crtc
->dev
;
2524 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
2525 struct intel_encoder
*encoder
;
2528 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2529 * must be driven by its own crtc; no sharing is possible.
2531 list_for_each_entry(encoder
, &mode_config
->encoder_list
, base
.head
) {
2532 if (encoder
->base
.crtc
!= crtc
)
2535 switch (encoder
->type
) {
2536 case INTEL_OUTPUT_EDP
:
2537 if (!intel_encoder_is_pch_edp(&encoder
->base
))
2547 * Enable PCH resources required for PCH ports:
2549 * - FDI training & RX/TX
2550 * - update transcoder timings
2551 * - DP transcoding bits
2554 static void ironlake_pch_enable(struct drm_crtc
*crtc
)
2556 struct drm_device
*dev
= crtc
->dev
;
2557 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2558 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2559 int pipe
= intel_crtc
->pipe
;
2562 /* For PCH output, training FDI link */
2563 dev_priv
->display
.fdi_link_train(crtc
);
2565 intel_enable_pch_pll(intel_crtc
);
2567 if (HAS_PCH_CPT(dev
)) {
2570 temp
= I915_READ(PCH_DPLL_SEL
);
2574 temp
|= TRANSA_DPLL_ENABLE
;
2575 sel
= TRANSA_DPLLB_SEL
;
2578 temp
|= TRANSB_DPLL_ENABLE
;
2579 sel
= TRANSB_DPLLB_SEL
;
2582 temp
|= TRANSC_DPLL_ENABLE
;
2583 sel
= TRANSC_DPLLB_SEL
;
2586 if (intel_crtc
->pch_pll
->pll_reg
== _PCH_DPLL_B
)
2590 I915_WRITE(PCH_DPLL_SEL
, temp
);
2593 /* set transcoder timing, panel must allow it */
2594 assert_panel_unlocked(dev_priv
, pipe
);
2595 I915_WRITE(TRANS_HTOTAL(pipe
), I915_READ(HTOTAL(pipe
)));
2596 I915_WRITE(TRANS_HBLANK(pipe
), I915_READ(HBLANK(pipe
)));
2597 I915_WRITE(TRANS_HSYNC(pipe
), I915_READ(HSYNC(pipe
)));
2599 I915_WRITE(TRANS_VTOTAL(pipe
), I915_READ(VTOTAL(pipe
)));
2600 I915_WRITE(TRANS_VBLANK(pipe
), I915_READ(VBLANK(pipe
)));
2601 I915_WRITE(TRANS_VSYNC(pipe
), I915_READ(VSYNC(pipe
)));
2602 I915_WRITE(TRANS_VSYNCSHIFT(pipe
), I915_READ(VSYNCSHIFT(pipe
)));
2604 intel_fdi_normal_train(crtc
);
2606 /* For PCH DP, enable TRANS_DP_CTL */
2607 if (HAS_PCH_CPT(dev
) &&
2608 (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
) ||
2609 intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
))) {
2610 u32 bpc
= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) >> 5;
2611 reg
= TRANS_DP_CTL(pipe
);
2612 temp
= I915_READ(reg
);
2613 temp
&= ~(TRANS_DP_PORT_SEL_MASK
|
2614 TRANS_DP_SYNC_MASK
|
2616 temp
|= (TRANS_DP_OUTPUT_ENABLE
|
2617 TRANS_DP_ENH_FRAMING
);
2618 temp
|= bpc
<< 9; /* same format but at 11:9 */
2620 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PHSYNC
)
2621 temp
|= TRANS_DP_HSYNC_ACTIVE_HIGH
;
2622 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PVSYNC
)
2623 temp
|= TRANS_DP_VSYNC_ACTIVE_HIGH
;
2625 switch (intel_trans_dp_port_sel(crtc
)) {
2627 temp
|= TRANS_DP_PORT_SEL_B
;
2630 temp
|= TRANS_DP_PORT_SEL_C
;
2633 temp
|= TRANS_DP_PORT_SEL_D
;
2636 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
2637 temp
|= TRANS_DP_PORT_SEL_B
;
2641 I915_WRITE(reg
, temp
);
2644 intel_enable_transcoder(dev_priv
, pipe
);
2647 static void intel_put_pch_pll(struct intel_crtc
*intel_crtc
)
2649 struct intel_pch_pll
*pll
= intel_crtc
->pch_pll
;
2654 if (pll
->refcount
== 0) {
2655 WARN(1, "bad PCH PLL refcount\n");
2660 intel_crtc
->pch_pll
= NULL
;
2663 static struct intel_pch_pll
*intel_get_pch_pll(struct intel_crtc
*intel_crtc
, u32 dpll
, u32 fp
)
2665 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
2666 struct intel_pch_pll
*pll
;
2669 pll
= intel_crtc
->pch_pll
;
2671 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
2672 intel_crtc
->base
.base
.id
, pll
->pll_reg
);
2676 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
2677 pll
= &dev_priv
->pch_plls
[i
];
2679 /* Only want to check enabled timings first */
2680 if (pll
->refcount
== 0)
2683 if (dpll
== (I915_READ(pll
->pll_reg
) & 0x7fffffff) &&
2684 fp
== I915_READ(pll
->fp0_reg
)) {
2685 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
2686 intel_crtc
->base
.base
.id
,
2687 pll
->pll_reg
, pll
->refcount
, pll
->active
);
2693 /* Ok no matching timings, maybe there's a free one? */
2694 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
2695 pll
= &dev_priv
->pch_plls
[i
];
2696 if (pll
->refcount
== 0) {
2697 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
2698 intel_crtc
->base
.base
.id
, pll
->pll_reg
);
2706 intel_crtc
->pch_pll
= pll
;
2708 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i
, intel_crtc
->pipe
);
2709 prepare
: /* separate function? */
2710 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll
->pll_reg
);
2712 /* Wait for the clocks to stabilize before rewriting the regs */
2713 I915_WRITE(pll
->pll_reg
, dpll
& ~DPLL_VCO_ENABLE
);
2714 POSTING_READ(pll
->pll_reg
);
2717 I915_WRITE(pll
->fp0_reg
, fp
);
2718 I915_WRITE(pll
->pll_reg
, dpll
& ~DPLL_VCO_ENABLE
);
2723 void intel_cpt_verify_modeset(struct drm_device
*dev
, int pipe
)
2725 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2726 int dslreg
= PIPEDSL(pipe
), tc2reg
= TRANS_CHICKEN2(pipe
);
2729 temp
= I915_READ(dslreg
);
2731 if (wait_for(I915_READ(dslreg
) != temp
, 5)) {
2732 /* Without this, mode sets may fail silently on FDI */
2733 I915_WRITE(tc2reg
, TRANS_AUTOTRAIN_GEN_STALL_DIS
);
2735 I915_WRITE(tc2reg
, 0);
2736 if (wait_for(I915_READ(dslreg
) != temp
, 5))
2737 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe
);
2741 static void ironlake_crtc_enable(struct drm_crtc
*crtc
)
2743 struct drm_device
*dev
= crtc
->dev
;
2744 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2745 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2746 int pipe
= intel_crtc
->pipe
;
2747 int plane
= intel_crtc
->plane
;
2751 if (intel_crtc
->active
)
2754 intel_crtc
->active
= true;
2755 intel_update_watermarks(dev
);
2757 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
2758 temp
= I915_READ(PCH_LVDS
);
2759 if ((temp
& LVDS_PORT_EN
) == 0)
2760 I915_WRITE(PCH_LVDS
, temp
| LVDS_PORT_EN
);
2763 is_pch_port
= intel_crtc_driving_pch(crtc
);
2766 ironlake_fdi_pll_enable(crtc
);
2768 ironlake_fdi_disable(crtc
);
2770 /* Enable panel fitting for LVDS */
2771 if (dev_priv
->pch_pf_size
&&
2772 (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) || HAS_eDP
)) {
2773 /* Force use of hard-coded filter coefficients
2774 * as some pre-programmed values are broken,
2777 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
);
2778 I915_WRITE(PF_WIN_POS(pipe
), dev_priv
->pch_pf_pos
);
2779 I915_WRITE(PF_WIN_SZ(pipe
), dev_priv
->pch_pf_size
);
2783 * On ILK+ LUT must be loaded before the pipe is running but with
2786 intel_crtc_load_lut(crtc
);
2788 intel_enable_pipe(dev_priv
, pipe
, is_pch_port
);
2789 intel_enable_plane(dev_priv
, plane
, pipe
);
2792 ironlake_pch_enable(crtc
);
2794 mutex_lock(&dev
->struct_mutex
);
2795 intel_update_fbc(dev
);
2796 mutex_unlock(&dev
->struct_mutex
);
2798 intel_crtc_update_cursor(crtc
, true);
2801 static void ironlake_crtc_disable(struct drm_crtc
*crtc
)
2803 struct drm_device
*dev
= crtc
->dev
;
2804 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2805 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2806 int pipe
= intel_crtc
->pipe
;
2807 int plane
= intel_crtc
->plane
;
2810 if (!intel_crtc
->active
)
2813 intel_crtc_wait_for_pending_flips(crtc
);
2814 drm_vblank_off(dev
, pipe
);
2815 intel_crtc_update_cursor(crtc
, false);
2817 intel_disable_plane(dev_priv
, plane
, pipe
);
2819 if (dev_priv
->cfb_plane
== plane
)
2820 intel_disable_fbc(dev
);
2822 intel_disable_pipe(dev_priv
, pipe
);
2825 I915_WRITE(PF_CTL(pipe
), 0);
2826 I915_WRITE(PF_WIN_SZ(pipe
), 0);
2828 ironlake_fdi_disable(crtc
);
2830 /* This is a horrible layering violation; we should be doing this in
2831 * the connector/encoder ->prepare instead, but we don't always have
2832 * enough information there about the config to know whether it will
2833 * actually be necessary or just cause undesired flicker.
2835 intel_disable_pch_ports(dev_priv
, pipe
);
2837 intel_disable_transcoder(dev_priv
, pipe
);
2839 if (HAS_PCH_CPT(dev
)) {
2840 /* disable TRANS_DP_CTL */
2841 reg
= TRANS_DP_CTL(pipe
);
2842 temp
= I915_READ(reg
);
2843 temp
&= ~(TRANS_DP_OUTPUT_ENABLE
| TRANS_DP_PORT_SEL_MASK
);
2844 temp
|= TRANS_DP_PORT_SEL_NONE
;
2845 I915_WRITE(reg
, temp
);
2847 /* disable DPLL_SEL */
2848 temp
= I915_READ(PCH_DPLL_SEL
);
2851 temp
&= ~(TRANSA_DPLL_ENABLE
| TRANSA_DPLLB_SEL
);
2854 temp
&= ~(TRANSB_DPLL_ENABLE
| TRANSB_DPLLB_SEL
);
2857 /* C shares PLL A or B */
2858 temp
&= ~(TRANSC_DPLL_ENABLE
| TRANSC_DPLLB_SEL
);
2863 I915_WRITE(PCH_DPLL_SEL
, temp
);
2866 /* disable PCH DPLL */
2867 intel_disable_pch_pll(intel_crtc
);
2869 /* Switch from PCDclk to Rawclk */
2870 reg
= FDI_RX_CTL(pipe
);
2871 temp
= I915_READ(reg
);
2872 I915_WRITE(reg
, temp
& ~FDI_PCDCLK
);
2874 /* Disable CPU FDI TX PLL */
2875 reg
= FDI_TX_CTL(pipe
);
2876 temp
= I915_READ(reg
);
2877 I915_WRITE(reg
, temp
& ~FDI_TX_PLL_ENABLE
);
2882 reg
= FDI_RX_CTL(pipe
);
2883 temp
= I915_READ(reg
);
2884 I915_WRITE(reg
, temp
& ~FDI_RX_PLL_ENABLE
);
2886 /* Wait for the clocks to turn off. */
2890 intel_crtc
->active
= false;
2891 intel_update_watermarks(dev
);
2893 mutex_lock(&dev
->struct_mutex
);
2894 intel_update_fbc(dev
);
2895 mutex_unlock(&dev
->struct_mutex
);
2898 static void ironlake_crtc_dpms(struct drm_crtc
*crtc
, int mode
)
2900 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2901 int pipe
= intel_crtc
->pipe
;
2902 int plane
= intel_crtc
->plane
;
2904 /* XXX: When our outputs are all unaware of DPMS modes other than off
2905 * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
2908 case DRM_MODE_DPMS_ON
:
2909 case DRM_MODE_DPMS_STANDBY
:
2910 case DRM_MODE_DPMS_SUSPEND
:
2911 DRM_DEBUG_KMS("crtc %d/%d dpms on\n", pipe
, plane
);
2912 ironlake_crtc_enable(crtc
);
2915 case DRM_MODE_DPMS_OFF
:
2916 DRM_DEBUG_KMS("crtc %d/%d dpms off\n", pipe
, plane
);
2917 ironlake_crtc_disable(crtc
);
2922 static void ironlake_crtc_off(struct drm_crtc
*crtc
)
2924 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2925 intel_put_pch_pll(intel_crtc
);
2928 static void intel_crtc_dpms_overlay(struct intel_crtc
*intel_crtc
, bool enable
)
2930 if (!enable
&& intel_crtc
->overlay
) {
2931 struct drm_device
*dev
= intel_crtc
->base
.dev
;
2932 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2934 mutex_lock(&dev
->struct_mutex
);
2935 dev_priv
->mm
.interruptible
= false;
2936 (void) intel_overlay_switch_off(intel_crtc
->overlay
);
2937 dev_priv
->mm
.interruptible
= true;
2938 mutex_unlock(&dev
->struct_mutex
);
2941 /* Let userspace switch the overlay on again. In most cases userspace
2942 * has to recompute where to put it anyway.
2946 static void i9xx_crtc_enable(struct drm_crtc
*crtc
)
2948 struct drm_device
*dev
= crtc
->dev
;
2949 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2950 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2951 int pipe
= intel_crtc
->pipe
;
2952 int plane
= intel_crtc
->plane
;
2954 if (intel_crtc
->active
)
2957 intel_crtc
->active
= true;
2958 intel_update_watermarks(dev
);
2960 intel_enable_pll(dev_priv
, pipe
);
2961 intel_enable_pipe(dev_priv
, pipe
, false);
2962 intel_enable_plane(dev_priv
, plane
, pipe
);
2964 intel_crtc_load_lut(crtc
);
2965 intel_update_fbc(dev
);
2967 /* Give the overlay scaler a chance to enable if it's on this pipe */
2968 intel_crtc_dpms_overlay(intel_crtc
, true);
2969 intel_crtc_update_cursor(crtc
, true);
2972 static void i9xx_crtc_disable(struct drm_crtc
*crtc
)
2974 struct drm_device
*dev
= crtc
->dev
;
2975 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2976 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2977 int pipe
= intel_crtc
->pipe
;
2978 int plane
= intel_crtc
->plane
;
2980 if (!intel_crtc
->active
)
2983 /* Give the overlay scaler a chance to disable if it's on this pipe */
2984 intel_crtc_wait_for_pending_flips(crtc
);
2985 drm_vblank_off(dev
, pipe
);
2986 intel_crtc_dpms_overlay(intel_crtc
, false);
2987 intel_crtc_update_cursor(crtc
, false);
2989 if (dev_priv
->cfb_plane
== plane
)
2990 intel_disable_fbc(dev
);
2992 intel_disable_plane(dev_priv
, plane
, pipe
);
2993 intel_disable_pipe(dev_priv
, pipe
);
2994 intel_disable_pll(dev_priv
, pipe
);
2996 intel_crtc
->active
= false;
2997 intel_update_fbc(dev
);
2998 intel_update_watermarks(dev
);
3001 static void i9xx_crtc_dpms(struct drm_crtc
*crtc
, int mode
)
3003 /* XXX: When our outputs are all unaware of DPMS modes other than off
3004 * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3007 case DRM_MODE_DPMS_ON
:
3008 case DRM_MODE_DPMS_STANDBY
:
3009 case DRM_MODE_DPMS_SUSPEND
:
3010 i9xx_crtc_enable(crtc
);
3012 case DRM_MODE_DPMS_OFF
:
3013 i9xx_crtc_disable(crtc
);
3018 static void i9xx_crtc_off(struct drm_crtc
*crtc
)
3023 * Sets the power management mode of the pipe and plane.
3025 static void intel_crtc_dpms(struct drm_crtc
*crtc
, int mode
)
3027 struct drm_device
*dev
= crtc
->dev
;
3028 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3029 struct drm_i915_master_private
*master_priv
;
3030 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3031 int pipe
= intel_crtc
->pipe
;
3034 if (intel_crtc
->dpms_mode
== mode
)
3037 intel_crtc
->dpms_mode
= mode
;
3039 dev_priv
->display
.dpms(crtc
, mode
);
3041 if (!dev
->primary
->master
)
3044 master_priv
= dev
->primary
->master
->driver_priv
;
3045 if (!master_priv
->sarea_priv
)
3048 enabled
= crtc
->enabled
&& mode
!= DRM_MODE_DPMS_OFF
;
3052 master_priv
->sarea_priv
->pipeA_w
= enabled
? crtc
->mode
.hdisplay
: 0;
3053 master_priv
->sarea_priv
->pipeA_h
= enabled
? crtc
->mode
.vdisplay
: 0;
3056 master_priv
->sarea_priv
->pipeB_w
= enabled
? crtc
->mode
.hdisplay
: 0;
3057 master_priv
->sarea_priv
->pipeB_h
= enabled
? crtc
->mode
.vdisplay
: 0;
3060 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe
));
3065 static void intel_crtc_disable(struct drm_crtc
*crtc
)
3067 struct drm_crtc_helper_funcs
*crtc_funcs
= crtc
->helper_private
;
3068 struct drm_device
*dev
= crtc
->dev
;
3069 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3071 crtc_funcs
->dpms(crtc
, DRM_MODE_DPMS_OFF
);
3072 dev_priv
->display
.off(crtc
);
3074 assert_plane_disabled(dev
->dev_private
, to_intel_crtc(crtc
)->plane
);
3075 assert_pipe_disabled(dev
->dev_private
, to_intel_crtc(crtc
)->pipe
);
3078 mutex_lock(&dev
->struct_mutex
);
3079 intel_unpin_fb_obj(to_intel_framebuffer(crtc
->fb
)->obj
);
3080 mutex_unlock(&dev
->struct_mutex
);
3084 /* Prepare for a mode set.
3086 * Note we could be a lot smarter here. We need to figure out which outputs
3087 * will be enabled, which disabled (in short, how the config will changes)
3088 * and perform the minimum necessary steps to accomplish that, e.g. updating
3089 * watermarks, FBC configuration, making sure PLLs are programmed correctly,
3090 * panel fitting is in the proper state, etc.
3092 static void i9xx_crtc_prepare(struct drm_crtc
*crtc
)
3094 i9xx_crtc_disable(crtc
);
3097 static void i9xx_crtc_commit(struct drm_crtc
*crtc
)
3099 i9xx_crtc_enable(crtc
);
3102 static void ironlake_crtc_prepare(struct drm_crtc
*crtc
)
3104 ironlake_crtc_disable(crtc
);
3107 static void ironlake_crtc_commit(struct drm_crtc
*crtc
)
3109 ironlake_crtc_enable(crtc
);
3112 void intel_encoder_prepare(struct drm_encoder
*encoder
)
3114 struct drm_encoder_helper_funcs
*encoder_funcs
= encoder
->helper_private
;
3115 /* lvds has its own version of prepare see intel_lvds_prepare */
3116 encoder_funcs
->dpms(encoder
, DRM_MODE_DPMS_OFF
);
3119 void intel_encoder_commit(struct drm_encoder
*encoder
)
3121 struct drm_encoder_helper_funcs
*encoder_funcs
= encoder
->helper_private
;
3122 struct drm_device
*dev
= encoder
->dev
;
3123 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
3124 struct intel_crtc
*intel_crtc
= to_intel_crtc(intel_encoder
->base
.crtc
);
3126 /* lvds has its own version of commit see intel_lvds_commit */
3127 encoder_funcs
->dpms(encoder
, DRM_MODE_DPMS_ON
);
3129 if (HAS_PCH_CPT(dev
))
3130 intel_cpt_verify_modeset(dev
, intel_crtc
->pipe
);
3133 void intel_encoder_destroy(struct drm_encoder
*encoder
)
3135 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
3137 drm_encoder_cleanup(encoder
);
3138 kfree(intel_encoder
);
3141 static bool intel_crtc_mode_fixup(struct drm_crtc
*crtc
,
3142 struct drm_display_mode
*mode
,
3143 struct drm_display_mode
*adjusted_mode
)
3145 struct drm_device
*dev
= crtc
->dev
;
3147 if (HAS_PCH_SPLIT(dev
)) {
3148 /* FDI link clock is fixed at 2.7G */
3149 if (mode
->clock
* 3 > IRONLAKE_FDI_FREQ
* 4)
3153 /* All interlaced capable intel hw wants timings in frames. */
3154 drm_mode_set_crtcinfo(adjusted_mode
, 0);
3159 static int valleyview_get_display_clock_speed(struct drm_device
*dev
)
3161 return 400000; /* FIXME */
3164 static int i945_get_display_clock_speed(struct drm_device
*dev
)
3169 static int i915_get_display_clock_speed(struct drm_device
*dev
)
3174 static int i9xx_misc_get_display_clock_speed(struct drm_device
*dev
)
3179 static int i915gm_get_display_clock_speed(struct drm_device
*dev
)
3183 pci_read_config_word(dev
->pdev
, GCFGC
, &gcfgc
);
3185 if (gcfgc
& GC_LOW_FREQUENCY_ENABLE
)
3188 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
3189 case GC_DISPLAY_CLOCK_333_MHZ
:
3192 case GC_DISPLAY_CLOCK_190_200_MHZ
:
3198 static int i865_get_display_clock_speed(struct drm_device
*dev
)
3203 static int i855_get_display_clock_speed(struct drm_device
*dev
)
3206 /* Assume that the hardware is in the high speed state. This
3207 * should be the default.
3209 switch (hpllcc
& GC_CLOCK_CONTROL_MASK
) {
3210 case GC_CLOCK_133_200
:
3211 case GC_CLOCK_100_200
:
3213 case GC_CLOCK_166_250
:
3215 case GC_CLOCK_100_133
:
3219 /* Shouldn't happen */
3223 static int i830_get_display_clock_speed(struct drm_device
*dev
)
3237 fdi_reduce_ratio(u32
*num
, u32
*den
)
3239 while (*num
> 0xffffff || *den
> 0xffffff) {
3246 ironlake_compute_m_n(int bits_per_pixel
, int nlanes
, int pixel_clock
,
3247 int link_clock
, struct fdi_m_n
*m_n
)
3249 m_n
->tu
= 64; /* default size */
3251 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3252 m_n
->gmch_m
= bits_per_pixel
* pixel_clock
;
3253 m_n
->gmch_n
= link_clock
* nlanes
* 8;
3254 fdi_reduce_ratio(&m_n
->gmch_m
, &m_n
->gmch_n
);
3256 m_n
->link_m
= pixel_clock
;
3257 m_n
->link_n
= link_clock
;
3258 fdi_reduce_ratio(&m_n
->link_m
, &m_n
->link_n
);
3261 static inline bool intel_panel_use_ssc(struct drm_i915_private
*dev_priv
)
3263 if (i915_panel_use_ssc
>= 0)
3264 return i915_panel_use_ssc
!= 0;
3265 return dev_priv
->lvds_use_ssc
3266 && !(dev_priv
->quirks
& QUIRK_LVDS_SSC_DISABLE
);
3270 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3271 * @crtc: CRTC structure
3272 * @mode: requested mode
3274 * A pipe may be connected to one or more outputs. Based on the depth of the
3275 * attached framebuffer, choose a good color depth to use on the pipe.
3277 * If possible, match the pipe depth to the fb depth. In some cases, this
3278 * isn't ideal, because the connected output supports a lesser or restricted
3279 * set of depths. Resolve that here:
3280 * LVDS typically supports only 6bpc, so clamp down in that case
3281 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
3282 * Displays may support a restricted set as well, check EDID and clamp as
3284 * DP may want to dither down to 6bpc to fit larger modes
3287 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
3288 * true if they don't match).
3290 static bool intel_choose_pipe_bpp_dither(struct drm_crtc
*crtc
,
3291 unsigned int *pipe_bpp
,
3292 struct drm_display_mode
*mode
)
3294 struct drm_device
*dev
= crtc
->dev
;
3295 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3296 struct drm_encoder
*encoder
;
3297 struct drm_connector
*connector
;
3298 unsigned int display_bpc
= UINT_MAX
, bpc
;
3300 /* Walk the encoders & connectors on this crtc, get min bpc */
3301 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
) {
3302 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
3304 if (encoder
->crtc
!= crtc
)
3307 if (intel_encoder
->type
== INTEL_OUTPUT_LVDS
) {
3308 unsigned int lvds_bpc
;
3310 if ((I915_READ(PCH_LVDS
) & LVDS_A3_POWER_MASK
) ==
3316 if (lvds_bpc
< display_bpc
) {
3317 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc
, lvds_bpc
);
3318 display_bpc
= lvds_bpc
;
3323 if (intel_encoder
->type
== INTEL_OUTPUT_EDP
) {
3324 /* Use VBT settings if we have an eDP panel */
3325 unsigned int edp_bpc
= dev_priv
->edp
.bpp
/ 3;
3327 if (edp_bpc
< display_bpc
) {
3328 DRM_DEBUG_KMS("clamping display bpc (was %d) to eDP (%d)\n", display_bpc
, edp_bpc
);
3329 display_bpc
= edp_bpc
;
3334 /* Not one of the known troublemakers, check the EDID */
3335 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
3337 if (connector
->encoder
!= encoder
)
3340 /* Don't use an invalid EDID bpc value */
3341 if (connector
->display_info
.bpc
&&
3342 connector
->display_info
.bpc
< display_bpc
) {
3343 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc
, connector
->display_info
.bpc
);
3344 display_bpc
= connector
->display_info
.bpc
;
3349 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
3350 * through, clamp it down. (Note: >12bpc will be caught below.)
3352 if (intel_encoder
->type
== INTEL_OUTPUT_HDMI
) {
3353 if (display_bpc
> 8 && display_bpc
< 12) {
3354 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
3357 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
3363 if (mode
->private_flags
& INTEL_MODE_DP_FORCE_6BPC
) {
3364 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
3369 * We could just drive the pipe at the highest bpc all the time and
3370 * enable dithering as needed, but that costs bandwidth. So choose
3371 * the minimum value that expresses the full color range of the fb but
3372 * also stays within the max display bpc discovered above.
3375 switch (crtc
->fb
->depth
) {
3377 bpc
= 8; /* since we go through a colormap */
3381 bpc
= 6; /* min is 18bpp */
3393 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
3394 bpc
= min((unsigned int)8, display_bpc
);
3398 display_bpc
= min(display_bpc
, bpc
);
3400 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
3403 *pipe_bpp
= display_bpc
* 3;
3405 return display_bpc
!= bpc
;
3408 static int i9xx_get_refclk(struct drm_crtc
*crtc
, int num_connectors
)
3410 struct drm_device
*dev
= crtc
->dev
;
3411 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3414 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3415 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
3416 refclk
= dev_priv
->lvds_ssc_freq
* 1000;
3417 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
3419 } else if (!IS_GEN2(dev
)) {
3428 static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode
*adjusted_mode
,
3429 intel_clock_t
*clock
)
3431 /* SDVO TV has fixed PLL values depend on its clock range,
3432 this mirrors vbios setting. */
3433 if (adjusted_mode
->clock
>= 100000
3434 && adjusted_mode
->clock
< 140500) {
3440 } else if (adjusted_mode
->clock
>= 140500
3441 && adjusted_mode
->clock
<= 200000) {
3450 static void i9xx_update_pll_dividers(struct drm_crtc
*crtc
,
3451 intel_clock_t
*clock
,
3452 intel_clock_t
*reduced_clock
)
3454 struct drm_device
*dev
= crtc
->dev
;
3455 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3456 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3457 int pipe
= intel_crtc
->pipe
;
3460 if (IS_PINEVIEW(dev
)) {
3461 fp
= (1 << clock
->n
) << 16 | clock
->m1
<< 8 | clock
->m2
;
3463 fp2
= (1 << reduced_clock
->n
) << 16 |
3464 reduced_clock
->m1
<< 8 | reduced_clock
->m2
;
3466 fp
= clock
->n
<< 16 | clock
->m1
<< 8 | clock
->m2
;
3468 fp2
= reduced_clock
->n
<< 16 | reduced_clock
->m1
<< 8 |
3472 I915_WRITE(FP0(pipe
), fp
);
3474 intel_crtc
->lowfreq_avail
= false;
3475 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3476 reduced_clock
&& i915_powersave
) {
3477 I915_WRITE(FP1(pipe
), fp2
);
3478 intel_crtc
->lowfreq_avail
= true;
3480 I915_WRITE(FP1(pipe
), fp
);
3484 static void intel_update_lvds(struct drm_crtc
*crtc
, intel_clock_t
*clock
,
3485 struct drm_display_mode
*adjusted_mode
)
3487 struct drm_device
*dev
= crtc
->dev
;
3488 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3489 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3490 int pipe
= intel_crtc
->pipe
;
3493 temp
= I915_READ(LVDS
);
3494 temp
|= LVDS_PORT_EN
| LVDS_A0A2_CLKA_POWER_UP
;
3496 temp
|= LVDS_PIPEB_SELECT
;
3498 temp
&= ~LVDS_PIPEB_SELECT
;
3500 /* set the corresponsding LVDS_BORDER bit */
3501 temp
|= dev_priv
->lvds_border_bits
;
3502 /* Set the B0-B3 data pairs corresponding to whether we're going to
3503 * set the DPLLs for dual-channel mode or not.
3506 temp
|= LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
;
3508 temp
&= ~(LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
);
3510 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
3511 * appropriately here, but we need to look more thoroughly into how
3512 * panels behave in the two modes.
3514 /* set the dithering flag on LVDS as needed */
3515 if (INTEL_INFO(dev
)->gen
>= 4) {
3516 if (dev_priv
->lvds_dither
)
3517 temp
|= LVDS_ENABLE_DITHER
;
3519 temp
&= ~LVDS_ENABLE_DITHER
;
3521 temp
&= ~(LVDS_HSYNC_POLARITY
| LVDS_VSYNC_POLARITY
);
3522 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NHSYNC
)
3523 temp
|= LVDS_HSYNC_POLARITY
;
3524 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NVSYNC
)
3525 temp
|= LVDS_VSYNC_POLARITY
;
3526 I915_WRITE(LVDS
, temp
);
3529 static void i9xx_update_pll(struct drm_crtc
*crtc
,
3530 struct drm_display_mode
*mode
,
3531 struct drm_display_mode
*adjusted_mode
,
3532 intel_clock_t
*clock
, intel_clock_t
*reduced_clock
,
3535 struct drm_device
*dev
= crtc
->dev
;
3536 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3537 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3538 int pipe
= intel_crtc
->pipe
;
3542 is_sdvo
= intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
) ||
3543 intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
);
3545 dpll
= DPLL_VGA_MODE_DIS
;
3547 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
3548 dpll
|= DPLLB_MODE_LVDS
;
3550 dpll
|= DPLLB_MODE_DAC_SERIAL
;
3552 int pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
3553 if (pixel_multiplier
> 1) {
3554 if (IS_I945G(dev
) || IS_I945GM(dev
) || IS_G33(dev
))
3555 dpll
|= (pixel_multiplier
- 1) << SDVO_MULTIPLIER_SHIFT_HIRES
;
3557 dpll
|= DPLL_DVO_HIGH_SPEED
;
3559 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
))
3560 dpll
|= DPLL_DVO_HIGH_SPEED
;
3562 /* compute bitmask from p1 value */
3563 if (IS_PINEVIEW(dev
))
3564 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
;
3566 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
3567 if (IS_G4X(dev
) && reduced_clock
)
3568 dpll
|= (1 << (reduced_clock
->p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
3570 switch (clock
->p2
) {
3572 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
3575 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
3578 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
3581 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
3584 if (INTEL_INFO(dev
)->gen
>= 4)
3585 dpll
|= (6 << PLL_LOAD_PULSE_PHASE_SHIFT
);
3587 if (is_sdvo
&& intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
3588 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
3589 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
3590 /* XXX: just matching BIOS for now */
3591 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
3593 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3594 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
3595 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
3597 dpll
|= PLL_REF_INPUT_DREFCLK
;
3599 dpll
|= DPLL_VCO_ENABLE
;
3600 I915_WRITE(DPLL(pipe
), dpll
& ~DPLL_VCO_ENABLE
);
3601 POSTING_READ(DPLL(pipe
));
3604 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
3605 * This is an exception to the general rule that mode_set doesn't turn
3608 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
3609 intel_update_lvds(crtc
, clock
, adjusted_mode
);
3611 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
))
3612 intel_dp_set_m_n(crtc
, mode
, adjusted_mode
);
3614 I915_WRITE(DPLL(pipe
), dpll
);
3616 /* Wait for the clocks to stabilize. */
3617 POSTING_READ(DPLL(pipe
));
3620 if (INTEL_INFO(dev
)->gen
>= 4) {
3623 temp
= intel_mode_get_pixel_multiplier(adjusted_mode
);
3625 temp
= (temp
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
3629 I915_WRITE(DPLL_MD(pipe
), temp
);
3631 /* The pixel multiplier can only be updated once the
3632 * DPLL is enabled and the clocks are stable.
3634 * So write it again.
3636 I915_WRITE(DPLL(pipe
), dpll
);
3640 static void i8xx_update_pll(struct drm_crtc
*crtc
,
3641 struct drm_display_mode
*adjusted_mode
,
3642 intel_clock_t
*clock
,
3645 struct drm_device
*dev
= crtc
->dev
;
3646 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3647 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3648 int pipe
= intel_crtc
->pipe
;
3651 dpll
= DPLL_VGA_MODE_DIS
;
3653 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
3654 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
3657 dpll
|= PLL_P1_DIVIDE_BY_TWO
;
3659 dpll
|= (clock
->p1
- 2) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
3661 dpll
|= PLL_P2_DIVIDE_BY_4
;
3664 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
3665 /* XXX: just matching BIOS for now */
3666 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
3668 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3669 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
3670 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
3672 dpll
|= PLL_REF_INPUT_DREFCLK
;
3674 dpll
|= DPLL_VCO_ENABLE
;
3675 I915_WRITE(DPLL(pipe
), dpll
& ~DPLL_VCO_ENABLE
);
3676 POSTING_READ(DPLL(pipe
));
3679 I915_WRITE(DPLL(pipe
), dpll
);
3681 /* Wait for the clocks to stabilize. */
3682 POSTING_READ(DPLL(pipe
));
3685 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
3686 * This is an exception to the general rule that mode_set doesn't turn
3689 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
3690 intel_update_lvds(crtc
, clock
, adjusted_mode
);
3692 /* The pixel multiplier can only be updated once the
3693 * DPLL is enabled and the clocks are stable.
3695 * So write it again.
3697 I915_WRITE(DPLL(pipe
), dpll
);
3700 static int i9xx_crtc_mode_set(struct drm_crtc
*crtc
,
3701 struct drm_display_mode
*mode
,
3702 struct drm_display_mode
*adjusted_mode
,
3704 struct drm_framebuffer
*old_fb
)
3706 struct drm_device
*dev
= crtc
->dev
;
3707 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3708 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3709 int pipe
= intel_crtc
->pipe
;
3710 int plane
= intel_crtc
->plane
;
3711 int refclk
, num_connectors
= 0;
3712 intel_clock_t clock
, reduced_clock
;
3713 u32 dspcntr
, pipeconf
, vsyncshift
;
3714 bool ok
, has_reduced_clock
= false, is_sdvo
= false;
3715 bool is_lvds
= false, is_tv
= false, is_dp
= false;
3716 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
3717 struct intel_encoder
*encoder
;
3718 const intel_limit_t
*limit
;
3721 list_for_each_entry(encoder
, &mode_config
->encoder_list
, base
.head
) {
3722 if (encoder
->base
.crtc
!= crtc
)
3725 switch (encoder
->type
) {
3726 case INTEL_OUTPUT_LVDS
:
3729 case INTEL_OUTPUT_SDVO
:
3730 case INTEL_OUTPUT_HDMI
:
3732 if (encoder
->needs_tv_clock
)
3735 case INTEL_OUTPUT_TVOUT
:
3738 case INTEL_OUTPUT_DISPLAYPORT
:
3746 refclk
= i9xx_get_refclk(crtc
, num_connectors
);
3749 * Returns a set of divisors for the desired target clock with the given
3750 * refclk, or FALSE. The returned values represent the clock equation:
3751 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
3753 limit
= intel_limit(crtc
, refclk
);
3754 ok
= limit
->find_pll(limit
, crtc
, adjusted_mode
->clock
, refclk
, NULL
,
3757 DRM_ERROR("Couldn't find PLL settings for mode!\n");
3761 /* Ensure that the cursor is valid for the new mode before changing... */
3762 intel_crtc_update_cursor(crtc
, true);
3764 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
3766 * Ensure we match the reduced clock's P to the target clock.
3767 * If the clocks don't match, we can't switch the display clock
3768 * by using the FP0/FP1. In such case we will disable the LVDS
3769 * downclock feature.
3771 has_reduced_clock
= limit
->find_pll(limit
, crtc
,
3772 dev_priv
->lvds_downclock
,
3778 if (is_sdvo
&& is_tv
)
3779 i9xx_adjust_sdvo_tv_clock(adjusted_mode
, &clock
);
3781 i9xx_update_pll_dividers(crtc
, &clock
, has_reduced_clock
?
3782 &reduced_clock
: NULL
);
3785 i8xx_update_pll(crtc
, adjusted_mode
, &clock
, num_connectors
);
3787 i9xx_update_pll(crtc
, mode
, adjusted_mode
, &clock
,
3788 has_reduced_clock
? &reduced_clock
: NULL
,
3791 /* setup pipeconf */
3792 pipeconf
= I915_READ(PIPECONF(pipe
));
3794 /* Set up the display plane register */
3795 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
3798 dspcntr
&= ~DISPPLANE_SEL_PIPE_MASK
;
3800 dspcntr
|= DISPPLANE_SEL_PIPE_B
;
3802 if (pipe
== 0 && INTEL_INFO(dev
)->gen
< 4) {
3803 /* Enable pixel doubling when the dot clock is > 90% of the (display)
3806 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
3810 dev_priv
->display
.get_display_clock_speed(dev
) * 9 / 10)
3811 pipeconf
|= PIPECONF_DOUBLE_WIDE
;
3813 pipeconf
&= ~PIPECONF_DOUBLE_WIDE
;
3816 /* default to 8bpc */
3817 pipeconf
&= ~(PIPECONF_BPP_MASK
| PIPECONF_DITHER_EN
);
3819 if (mode
->private_flags
& INTEL_MODE_DP_FORCE_6BPC
) {
3820 pipeconf
|= PIPECONF_BPP_6
|
3821 PIPECONF_DITHER_EN
|
3822 PIPECONF_DITHER_TYPE_SP
;
3826 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe
== 0 ? 'A' : 'B');
3827 drm_mode_debug_printmodeline(mode
);
3829 if (HAS_PIPE_CXSR(dev
)) {
3830 if (intel_crtc
->lowfreq_avail
) {
3831 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
3832 pipeconf
|= PIPECONF_CXSR_DOWNCLOCK
;
3834 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
3835 pipeconf
&= ~PIPECONF_CXSR_DOWNCLOCK
;
3839 pipeconf
&= ~PIPECONF_INTERLACE_MASK
;
3840 if (!IS_GEN2(dev
) &&
3841 adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
3842 pipeconf
|= PIPECONF_INTERLACE_W_FIELD_INDICATION
;
3843 /* the chip adds 2 halflines automatically */
3844 adjusted_mode
->crtc_vtotal
-= 1;
3845 adjusted_mode
->crtc_vblank_end
-= 1;
3846 vsyncshift
= adjusted_mode
->crtc_hsync_start
3847 - adjusted_mode
->crtc_htotal
/2;
3849 pipeconf
|= PIPECONF_PROGRESSIVE
;
3854 I915_WRITE(VSYNCSHIFT(pipe
), vsyncshift
);
3856 I915_WRITE(HTOTAL(pipe
),
3857 (adjusted_mode
->crtc_hdisplay
- 1) |
3858 ((adjusted_mode
->crtc_htotal
- 1) << 16));
3859 I915_WRITE(HBLANK(pipe
),
3860 (adjusted_mode
->crtc_hblank_start
- 1) |
3861 ((adjusted_mode
->crtc_hblank_end
- 1) << 16));
3862 I915_WRITE(HSYNC(pipe
),
3863 (adjusted_mode
->crtc_hsync_start
- 1) |
3864 ((adjusted_mode
->crtc_hsync_end
- 1) << 16));
3866 I915_WRITE(VTOTAL(pipe
),
3867 (adjusted_mode
->crtc_vdisplay
- 1) |
3868 ((adjusted_mode
->crtc_vtotal
- 1) << 16));
3869 I915_WRITE(VBLANK(pipe
),
3870 (adjusted_mode
->crtc_vblank_start
- 1) |
3871 ((adjusted_mode
->crtc_vblank_end
- 1) << 16));
3872 I915_WRITE(VSYNC(pipe
),
3873 (adjusted_mode
->crtc_vsync_start
- 1) |
3874 ((adjusted_mode
->crtc_vsync_end
- 1) << 16));
3876 /* pipesrc and dspsize control the size that is scaled from,
3877 * which should always be the user's requested size.
3879 I915_WRITE(DSPSIZE(plane
),
3880 ((mode
->vdisplay
- 1) << 16) |
3881 (mode
->hdisplay
- 1));
3882 I915_WRITE(DSPPOS(plane
), 0);
3883 I915_WRITE(PIPESRC(pipe
),
3884 ((mode
->hdisplay
- 1) << 16) | (mode
->vdisplay
- 1));
3886 I915_WRITE(PIPECONF(pipe
), pipeconf
);
3887 POSTING_READ(PIPECONF(pipe
));
3888 intel_enable_pipe(dev_priv
, pipe
, false);
3890 intel_wait_for_vblank(dev
, pipe
);
3892 I915_WRITE(DSPCNTR(plane
), dspcntr
);
3893 POSTING_READ(DSPCNTR(plane
));
3895 ret
= intel_pipe_set_base(crtc
, x
, y
, old_fb
);
3897 intel_update_watermarks(dev
);
3903 * Initialize reference clocks when the driver loads
3905 void ironlake_init_pch_refclk(struct drm_device
*dev
)
3907 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3908 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
3909 struct intel_encoder
*encoder
;
3911 bool has_lvds
= false;
3912 bool has_cpu_edp
= false;
3913 bool has_pch_edp
= false;
3914 bool has_panel
= false;
3915 bool has_ck505
= false;
3916 bool can_ssc
= false;
3918 /* We need to take the global config into account */
3919 list_for_each_entry(encoder
, &mode_config
->encoder_list
,
3921 switch (encoder
->type
) {
3922 case INTEL_OUTPUT_LVDS
:
3926 case INTEL_OUTPUT_EDP
:
3928 if (intel_encoder_is_pch_edp(&encoder
->base
))
3936 if (HAS_PCH_IBX(dev
)) {
3937 has_ck505
= dev_priv
->display_clock_mode
;
3938 can_ssc
= has_ck505
;
3944 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
3945 has_panel
, has_lvds
, has_pch_edp
, has_cpu_edp
,
3948 /* Ironlake: try to setup display ref clock before DPLL
3949 * enabling. This is only under driver's control after
3950 * PCH B stepping, previous chipset stepping should be
3951 * ignoring this setting.
3953 temp
= I915_READ(PCH_DREF_CONTROL
);
3954 /* Always enable nonspread source */
3955 temp
&= ~DREF_NONSPREAD_SOURCE_MASK
;
3958 temp
|= DREF_NONSPREAD_CK505_ENABLE
;
3960 temp
|= DREF_NONSPREAD_SOURCE_ENABLE
;
3963 temp
&= ~DREF_SSC_SOURCE_MASK
;
3964 temp
|= DREF_SSC_SOURCE_ENABLE
;
3966 /* SSC must be turned on before enabling the CPU output */
3967 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
3968 DRM_DEBUG_KMS("Using SSC on panel\n");
3969 temp
|= DREF_SSC1_ENABLE
;
3971 temp
&= ~DREF_SSC1_ENABLE
;
3973 /* Get SSC going before enabling the outputs */
3974 I915_WRITE(PCH_DREF_CONTROL
, temp
);
3975 POSTING_READ(PCH_DREF_CONTROL
);
3978 temp
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
3980 /* Enable CPU source on CPU attached eDP */
3982 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
3983 DRM_DEBUG_KMS("Using SSC on eDP\n");
3984 temp
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
3987 temp
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
3989 temp
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
3991 I915_WRITE(PCH_DREF_CONTROL
, temp
);
3992 POSTING_READ(PCH_DREF_CONTROL
);
3995 DRM_DEBUG_KMS("Disabling SSC entirely\n");
3997 temp
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
3999 /* Turn off CPU output */
4000 temp
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
4002 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4003 POSTING_READ(PCH_DREF_CONTROL
);
4006 /* Turn off the SSC source */
4007 temp
&= ~DREF_SSC_SOURCE_MASK
;
4008 temp
|= DREF_SSC_SOURCE_DISABLE
;
4011 temp
&= ~ DREF_SSC1_ENABLE
;
4013 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4014 POSTING_READ(PCH_DREF_CONTROL
);
4019 static int ironlake_get_refclk(struct drm_crtc
*crtc
)
4021 struct drm_device
*dev
= crtc
->dev
;
4022 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4023 struct intel_encoder
*encoder
;
4024 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
4025 struct intel_encoder
*edp_encoder
= NULL
;
4026 int num_connectors
= 0;
4027 bool is_lvds
= false;
4029 list_for_each_entry(encoder
, &mode_config
->encoder_list
, base
.head
) {
4030 if (encoder
->base
.crtc
!= crtc
)
4033 switch (encoder
->type
) {
4034 case INTEL_OUTPUT_LVDS
:
4037 case INTEL_OUTPUT_EDP
:
4038 edp_encoder
= encoder
;
4044 if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
4045 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4046 dev_priv
->lvds_ssc_freq
);
4047 return dev_priv
->lvds_ssc_freq
* 1000;
4053 static int ironlake_crtc_mode_set(struct drm_crtc
*crtc
,
4054 struct drm_display_mode
*mode
,
4055 struct drm_display_mode
*adjusted_mode
,
4057 struct drm_framebuffer
*old_fb
)
4059 struct drm_device
*dev
= crtc
->dev
;
4060 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4061 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4062 int pipe
= intel_crtc
->pipe
;
4063 int plane
= intel_crtc
->plane
;
4064 int refclk
, num_connectors
= 0;
4065 intel_clock_t clock
, reduced_clock
;
4066 u32 dpll
, fp
= 0, fp2
= 0, dspcntr
, pipeconf
;
4067 bool ok
, has_reduced_clock
= false, is_sdvo
= false;
4068 bool is_crt
= false, is_lvds
= false, is_tv
= false, is_dp
= false;
4069 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
4070 struct intel_encoder
*encoder
, *edp_encoder
= NULL
;
4071 const intel_limit_t
*limit
;
4073 struct fdi_m_n m_n
= {0};
4075 int target_clock
, pixel_multiplier
, lane
, link_bw
, factor
;
4076 unsigned int pipe_bpp
;
4078 bool is_cpu_edp
= false, is_pch_edp
= false;
4080 list_for_each_entry(encoder
, &mode_config
->encoder_list
, base
.head
) {
4081 if (encoder
->base
.crtc
!= crtc
)
4084 switch (encoder
->type
) {
4085 case INTEL_OUTPUT_LVDS
:
4088 case INTEL_OUTPUT_SDVO
:
4089 case INTEL_OUTPUT_HDMI
:
4091 if (encoder
->needs_tv_clock
)
4094 case INTEL_OUTPUT_TVOUT
:
4097 case INTEL_OUTPUT_ANALOG
:
4100 case INTEL_OUTPUT_DISPLAYPORT
:
4103 case INTEL_OUTPUT_EDP
:
4105 if (intel_encoder_is_pch_edp(&encoder
->base
))
4109 edp_encoder
= encoder
;
4116 refclk
= ironlake_get_refclk(crtc
);
4119 * Returns a set of divisors for the desired target clock with the given
4120 * refclk, or FALSE. The returned values represent the clock equation:
4121 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4123 limit
= intel_limit(crtc
, refclk
);
4124 ok
= limit
->find_pll(limit
, crtc
, adjusted_mode
->clock
, refclk
, NULL
,
4127 DRM_ERROR("Couldn't find PLL settings for mode!\n");
4131 /* Ensure that the cursor is valid for the new mode before changing... */
4132 intel_crtc_update_cursor(crtc
, true);
4134 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
4136 * Ensure we match the reduced clock's P to the target clock.
4137 * If the clocks don't match, we can't switch the display clock
4138 * by using the FP0/FP1. In such case we will disable the LVDS
4139 * downclock feature.
4141 has_reduced_clock
= limit
->find_pll(limit
, crtc
,
4142 dev_priv
->lvds_downclock
,
4147 /* SDVO TV has fixed PLL values depend on its clock range,
4148 this mirrors vbios setting. */
4149 if (is_sdvo
&& is_tv
) {
4150 if (adjusted_mode
->clock
>= 100000
4151 && adjusted_mode
->clock
< 140500) {
4157 } else if (adjusted_mode
->clock
>= 140500
4158 && adjusted_mode
->clock
<= 200000) {
4168 pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4170 /* CPU eDP doesn't require FDI link, so just set DP M/N
4171 according to current link config */
4173 target_clock
= mode
->clock
;
4174 intel_edp_link_config(edp_encoder
, &lane
, &link_bw
);
4176 /* [e]DP over FDI requires target mode clock
4177 instead of link clock */
4179 target_clock
= mode
->clock
;
4181 target_clock
= adjusted_mode
->clock
;
4183 /* FDI is a binary signal running at ~2.7GHz, encoding
4184 * each output octet as 10 bits. The actual frequency
4185 * is stored as a divider into a 100MHz clock, and the
4186 * mode pixel clock is stored in units of 1KHz.
4187 * Hence the bw of each lane in terms of the mode signal
4190 link_bw
= intel_fdi_link_freq(dev
) * MHz(100)/KHz(1)/10;
4193 /* determine panel color depth */
4194 temp
= I915_READ(PIPECONF(pipe
));
4195 temp
&= ~PIPE_BPC_MASK
;
4196 dither
= intel_choose_pipe_bpp_dither(crtc
, &pipe_bpp
, mode
);
4211 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
4218 intel_crtc
->bpp
= pipe_bpp
;
4219 I915_WRITE(PIPECONF(pipe
), temp
);
4223 * Account for spread spectrum to avoid
4224 * oversubscribing the link. Max center spread
4225 * is 2.5%; use 5% for safety's sake.
4227 u32 bps
= target_clock
* intel_crtc
->bpp
* 21 / 20;
4228 lane
= bps
/ (link_bw
* 8) + 1;
4231 intel_crtc
->fdi_lanes
= lane
;
4233 if (pixel_multiplier
> 1)
4234 link_bw
*= pixel_multiplier
;
4235 ironlake_compute_m_n(intel_crtc
->bpp
, lane
, target_clock
, link_bw
,
4238 fp
= clock
.n
<< 16 | clock
.m1
<< 8 | clock
.m2
;
4239 if (has_reduced_clock
)
4240 fp2
= reduced_clock
.n
<< 16 | reduced_clock
.m1
<< 8 |
4243 /* Enable autotuning of the PLL clock (if permissible) */
4246 if ((intel_panel_use_ssc(dev_priv
) &&
4247 dev_priv
->lvds_ssc_freq
== 100) ||
4248 (I915_READ(PCH_LVDS
) & LVDS_CLKB_POWER_MASK
) == LVDS_CLKB_POWER_UP
)
4250 } else if (is_sdvo
&& is_tv
)
4253 if (clock
.m
< factor
* clock
.n
)
4259 dpll
|= DPLLB_MODE_LVDS
;
4261 dpll
|= DPLLB_MODE_DAC_SERIAL
;
4263 int pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4264 if (pixel_multiplier
> 1) {
4265 dpll
|= (pixel_multiplier
- 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
;
4267 dpll
|= DPLL_DVO_HIGH_SPEED
;
4269 if (is_dp
&& !is_cpu_edp
)
4270 dpll
|= DPLL_DVO_HIGH_SPEED
;
4272 /* compute bitmask from p1 value */
4273 dpll
|= (1 << (clock
.p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
4275 dpll
|= (1 << (clock
.p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
4279 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
4282 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
4285 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
4288 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
4292 if (is_sdvo
&& is_tv
)
4293 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
4295 /* XXX: just matching BIOS for now */
4296 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4298 else if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
4299 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
4301 dpll
|= PLL_REF_INPUT_DREFCLK
;
4303 /* setup pipeconf */
4304 pipeconf
= I915_READ(PIPECONF(pipe
));
4306 /* Set up the display plane register */
4307 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
4309 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe
);
4310 drm_mode_debug_printmodeline(mode
);
4312 /* CPU eDP is the only output that doesn't need a PCH PLL of its own */
4314 struct intel_pch_pll
*pll
;
4316 pll
= intel_get_pch_pll(intel_crtc
, dpll
, fp
);
4318 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
4323 intel_put_pch_pll(intel_crtc
);
4325 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4326 * This is an exception to the general rule that mode_set doesn't turn
4330 temp
= I915_READ(PCH_LVDS
);
4331 temp
|= LVDS_PORT_EN
| LVDS_A0A2_CLKA_POWER_UP
;
4332 if (HAS_PCH_CPT(dev
)) {
4333 temp
&= ~PORT_TRANS_SEL_MASK
;
4334 temp
|= PORT_TRANS_SEL_CPT(pipe
);
4337 temp
|= LVDS_PIPEB_SELECT
;
4339 temp
&= ~LVDS_PIPEB_SELECT
;
4342 /* set the corresponsding LVDS_BORDER bit */
4343 temp
|= dev_priv
->lvds_border_bits
;
4344 /* Set the B0-B3 data pairs corresponding to whether we're going to
4345 * set the DPLLs for dual-channel mode or not.
4348 temp
|= LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
;
4350 temp
&= ~(LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
);
4352 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4353 * appropriately here, but we need to look more thoroughly into how
4354 * panels behave in the two modes.
4356 temp
&= ~(LVDS_HSYNC_POLARITY
| LVDS_VSYNC_POLARITY
);
4357 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NHSYNC
)
4358 temp
|= LVDS_HSYNC_POLARITY
;
4359 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NVSYNC
)
4360 temp
|= LVDS_VSYNC_POLARITY
;
4361 I915_WRITE(PCH_LVDS
, temp
);
4364 pipeconf
&= ~PIPECONF_DITHER_EN
;
4365 pipeconf
&= ~PIPECONF_DITHER_TYPE_MASK
;
4366 if ((is_lvds
&& dev_priv
->lvds_dither
) || dither
) {
4367 pipeconf
|= PIPECONF_DITHER_EN
;
4368 pipeconf
|= PIPECONF_DITHER_TYPE_SP
;
4370 if (is_dp
&& !is_cpu_edp
) {
4371 intel_dp_set_m_n(crtc
, mode
, adjusted_mode
);
4373 /* For non-DP output, clear any trans DP clock recovery setting.*/
4374 I915_WRITE(TRANSDATA_M1(pipe
), 0);
4375 I915_WRITE(TRANSDATA_N1(pipe
), 0);
4376 I915_WRITE(TRANSDPLINK_M1(pipe
), 0);
4377 I915_WRITE(TRANSDPLINK_N1(pipe
), 0);
4380 if (intel_crtc
->pch_pll
) {
4381 I915_WRITE(intel_crtc
->pch_pll
->pll_reg
, dpll
);
4383 /* Wait for the clocks to stabilize. */
4384 POSTING_READ(intel_crtc
->pch_pll
->pll_reg
);
4387 /* The pixel multiplier can only be updated once the
4388 * DPLL is enabled and the clocks are stable.
4390 * So write it again.
4392 I915_WRITE(intel_crtc
->pch_pll
->pll_reg
, dpll
);
4395 intel_crtc
->lowfreq_avail
= false;
4396 if (intel_crtc
->pch_pll
) {
4397 if (is_lvds
&& has_reduced_clock
&& i915_powersave
) {
4398 I915_WRITE(intel_crtc
->pch_pll
->fp1_reg
, fp2
);
4399 intel_crtc
->lowfreq_avail
= true;
4400 if (HAS_PIPE_CXSR(dev
)) {
4401 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
4402 pipeconf
|= PIPECONF_CXSR_DOWNCLOCK
;
4405 I915_WRITE(intel_crtc
->pch_pll
->fp1_reg
, fp
);
4406 if (HAS_PIPE_CXSR(dev
)) {
4407 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
4408 pipeconf
&= ~PIPECONF_CXSR_DOWNCLOCK
;
4413 pipeconf
&= ~PIPECONF_INTERLACE_MASK
;
4414 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
4415 pipeconf
|= PIPECONF_INTERLACED_ILK
;
4416 /* the chip adds 2 halflines automatically */
4417 adjusted_mode
->crtc_vtotal
-= 1;
4418 adjusted_mode
->crtc_vblank_end
-= 1;
4419 I915_WRITE(VSYNCSHIFT(pipe
),
4420 adjusted_mode
->crtc_hsync_start
4421 - adjusted_mode
->crtc_htotal
/2);
4423 pipeconf
|= PIPECONF_PROGRESSIVE
;
4424 I915_WRITE(VSYNCSHIFT(pipe
), 0);
4427 I915_WRITE(HTOTAL(pipe
),
4428 (adjusted_mode
->crtc_hdisplay
- 1) |
4429 ((adjusted_mode
->crtc_htotal
- 1) << 16));
4430 I915_WRITE(HBLANK(pipe
),
4431 (adjusted_mode
->crtc_hblank_start
- 1) |
4432 ((adjusted_mode
->crtc_hblank_end
- 1) << 16));
4433 I915_WRITE(HSYNC(pipe
),
4434 (adjusted_mode
->crtc_hsync_start
- 1) |
4435 ((adjusted_mode
->crtc_hsync_end
- 1) << 16));
4437 I915_WRITE(VTOTAL(pipe
),
4438 (adjusted_mode
->crtc_vdisplay
- 1) |
4439 ((adjusted_mode
->crtc_vtotal
- 1) << 16));
4440 I915_WRITE(VBLANK(pipe
),
4441 (adjusted_mode
->crtc_vblank_start
- 1) |
4442 ((adjusted_mode
->crtc_vblank_end
- 1) << 16));
4443 I915_WRITE(VSYNC(pipe
),
4444 (adjusted_mode
->crtc_vsync_start
- 1) |
4445 ((adjusted_mode
->crtc_vsync_end
- 1) << 16));
4447 /* pipesrc controls the size that is scaled from, which should
4448 * always be the user's requested size.
4450 I915_WRITE(PIPESRC(pipe
),
4451 ((mode
->hdisplay
- 1) << 16) | (mode
->vdisplay
- 1));
4453 I915_WRITE(PIPE_DATA_M1(pipe
), TU_SIZE(m_n
.tu
) | m_n
.gmch_m
);
4454 I915_WRITE(PIPE_DATA_N1(pipe
), m_n
.gmch_n
);
4455 I915_WRITE(PIPE_LINK_M1(pipe
), m_n
.link_m
);
4456 I915_WRITE(PIPE_LINK_N1(pipe
), m_n
.link_n
);
4459 ironlake_set_pll_edp(crtc
, adjusted_mode
->clock
);
4461 I915_WRITE(PIPECONF(pipe
), pipeconf
);
4462 POSTING_READ(PIPECONF(pipe
));
4464 intel_wait_for_vblank(dev
, pipe
);
4466 I915_WRITE(DSPCNTR(plane
), dspcntr
);
4467 POSTING_READ(DSPCNTR(plane
));
4469 ret
= intel_pipe_set_base(crtc
, x
, y
, old_fb
);
4471 intel_update_watermarks(dev
);
4476 static int intel_crtc_mode_set(struct drm_crtc
*crtc
,
4477 struct drm_display_mode
*mode
,
4478 struct drm_display_mode
*adjusted_mode
,
4480 struct drm_framebuffer
*old_fb
)
4482 struct drm_device
*dev
= crtc
->dev
;
4483 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4484 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4485 int pipe
= intel_crtc
->pipe
;
4488 drm_vblank_pre_modeset(dev
, pipe
);
4490 ret
= dev_priv
->display
.crtc_mode_set(crtc
, mode
, adjusted_mode
,
4492 drm_vblank_post_modeset(dev
, pipe
);
4495 intel_crtc
->dpms_mode
= DRM_MODE_DPMS_OFF
;
4497 intel_crtc
->dpms_mode
= DRM_MODE_DPMS_ON
;
4502 static bool intel_eld_uptodate(struct drm_connector
*connector
,
4503 int reg_eldv
, uint32_t bits_eldv
,
4504 int reg_elda
, uint32_t bits_elda
,
4507 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
4508 uint8_t *eld
= connector
->eld
;
4511 i
= I915_READ(reg_eldv
);
4520 i
= I915_READ(reg_elda
);
4522 I915_WRITE(reg_elda
, i
);
4524 for (i
= 0; i
< eld
[2]; i
++)
4525 if (I915_READ(reg_edid
) != *((uint32_t *)eld
+ i
))
4531 static void g4x_write_eld(struct drm_connector
*connector
,
4532 struct drm_crtc
*crtc
)
4534 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
4535 uint8_t *eld
= connector
->eld
;
4540 i
= I915_READ(G4X_AUD_VID_DID
);
4542 if (i
== INTEL_AUDIO_DEVBLC
|| i
== INTEL_AUDIO_DEVCL
)
4543 eldv
= G4X_ELDV_DEVCL_DEVBLC
;
4545 eldv
= G4X_ELDV_DEVCTG
;
4547 if (intel_eld_uptodate(connector
,
4548 G4X_AUD_CNTL_ST
, eldv
,
4549 G4X_AUD_CNTL_ST
, G4X_ELD_ADDR
,
4550 G4X_HDMIW_HDMIEDID
))
4553 i
= I915_READ(G4X_AUD_CNTL_ST
);
4554 i
&= ~(eldv
| G4X_ELD_ADDR
);
4555 len
= (i
>> 9) & 0x1f; /* ELD buffer size */
4556 I915_WRITE(G4X_AUD_CNTL_ST
, i
);
4561 len
= min_t(uint8_t, eld
[2], len
);
4562 DRM_DEBUG_DRIVER("ELD size %d\n", len
);
4563 for (i
= 0; i
< len
; i
++)
4564 I915_WRITE(G4X_HDMIW_HDMIEDID
, *((uint32_t *)eld
+ i
));
4566 i
= I915_READ(G4X_AUD_CNTL_ST
);
4568 I915_WRITE(G4X_AUD_CNTL_ST
, i
);
4571 static void ironlake_write_eld(struct drm_connector
*connector
,
4572 struct drm_crtc
*crtc
)
4574 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
4575 uint8_t *eld
= connector
->eld
;
4584 if (HAS_PCH_IBX(connector
->dev
)) {
4585 hdmiw_hdmiedid
= IBX_HDMIW_HDMIEDID_A
;
4586 aud_config
= IBX_AUD_CONFIG_A
;
4587 aud_cntl_st
= IBX_AUD_CNTL_ST_A
;
4588 aud_cntrl_st2
= IBX_AUD_CNTL_ST2
;
4590 hdmiw_hdmiedid
= CPT_HDMIW_HDMIEDID_A
;
4591 aud_config
= CPT_AUD_CONFIG_A
;
4592 aud_cntl_st
= CPT_AUD_CNTL_ST_A
;
4593 aud_cntrl_st2
= CPT_AUD_CNTRL_ST2
;
4596 i
= to_intel_crtc(crtc
)->pipe
;
4597 hdmiw_hdmiedid
+= i
* 0x100;
4598 aud_cntl_st
+= i
* 0x100;
4599 aud_config
+= i
* 0x100;
4601 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(i
));
4603 i
= I915_READ(aud_cntl_st
);
4604 i
= (i
>> 29) & 0x3; /* DIP_Port_Select, 0x1 = PortB */
4606 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
4607 /* operate blindly on all ports */
4608 eldv
= IBX_ELD_VALIDB
;
4609 eldv
|= IBX_ELD_VALIDB
<< 4;
4610 eldv
|= IBX_ELD_VALIDB
<< 8;
4612 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i
);
4613 eldv
= IBX_ELD_VALIDB
<< ((i
- 1) * 4);
4616 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)) {
4617 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
4618 eld
[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
4619 I915_WRITE(aud_config
, AUD_CONFIG_N_VALUE_INDEX
); /* 0x1 = DP */
4621 I915_WRITE(aud_config
, 0);
4623 if (intel_eld_uptodate(connector
,
4624 aud_cntrl_st2
, eldv
,
4625 aud_cntl_st
, IBX_ELD_ADDRESS
,
4629 i
= I915_READ(aud_cntrl_st2
);
4631 I915_WRITE(aud_cntrl_st2
, i
);
4636 i
= I915_READ(aud_cntl_st
);
4637 i
&= ~IBX_ELD_ADDRESS
;
4638 I915_WRITE(aud_cntl_st
, i
);
4640 len
= min_t(uint8_t, eld
[2], 21); /* 84 bytes of hw ELD buffer */
4641 DRM_DEBUG_DRIVER("ELD size %d\n", len
);
4642 for (i
= 0; i
< len
; i
++)
4643 I915_WRITE(hdmiw_hdmiedid
, *((uint32_t *)eld
+ i
));
4645 i
= I915_READ(aud_cntrl_st2
);
4647 I915_WRITE(aud_cntrl_st2
, i
);
4650 void intel_write_eld(struct drm_encoder
*encoder
,
4651 struct drm_display_mode
*mode
)
4653 struct drm_crtc
*crtc
= encoder
->crtc
;
4654 struct drm_connector
*connector
;
4655 struct drm_device
*dev
= encoder
->dev
;
4656 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4658 connector
= drm_select_eld(encoder
, mode
);
4662 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
4664 drm_get_connector_name(connector
),
4665 connector
->encoder
->base
.id
,
4666 drm_get_encoder_name(connector
->encoder
));
4668 connector
->eld
[6] = drm_av_sync_delay(connector
, mode
) / 2;
4670 if (dev_priv
->display
.write_eld
)
4671 dev_priv
->display
.write_eld(connector
, crtc
);
4674 /** Loads the palette/gamma unit for the CRTC with the prepared values */
4675 void intel_crtc_load_lut(struct drm_crtc
*crtc
)
4677 struct drm_device
*dev
= crtc
->dev
;
4678 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4679 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4680 int palreg
= PALETTE(intel_crtc
->pipe
);
4683 /* The clocks have to be on to load the palette. */
4684 if (!crtc
->enabled
|| !intel_crtc
->active
)
4687 /* use legacy palette for Ironlake */
4688 if (HAS_PCH_SPLIT(dev
))
4689 palreg
= LGC_PALETTE(intel_crtc
->pipe
);
4691 for (i
= 0; i
< 256; i
++) {
4692 I915_WRITE(palreg
+ 4 * i
,
4693 (intel_crtc
->lut_r
[i
] << 16) |
4694 (intel_crtc
->lut_g
[i
] << 8) |
4695 intel_crtc
->lut_b
[i
]);
4699 static void i845_update_cursor(struct drm_crtc
*crtc
, u32 base
)
4701 struct drm_device
*dev
= crtc
->dev
;
4702 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4703 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4704 bool visible
= base
!= 0;
4707 if (intel_crtc
->cursor_visible
== visible
)
4710 cntl
= I915_READ(_CURACNTR
);
4712 /* On these chipsets we can only modify the base whilst
4713 * the cursor is disabled.
4715 I915_WRITE(_CURABASE
, base
);
4717 cntl
&= ~(CURSOR_FORMAT_MASK
);
4718 /* XXX width must be 64, stride 256 => 0x00 << 28 */
4719 cntl
|= CURSOR_ENABLE
|
4720 CURSOR_GAMMA_ENABLE
|
4723 cntl
&= ~(CURSOR_ENABLE
| CURSOR_GAMMA_ENABLE
);
4724 I915_WRITE(_CURACNTR
, cntl
);
4726 intel_crtc
->cursor_visible
= visible
;
4729 static void i9xx_update_cursor(struct drm_crtc
*crtc
, u32 base
)
4731 struct drm_device
*dev
= crtc
->dev
;
4732 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4733 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4734 int pipe
= intel_crtc
->pipe
;
4735 bool visible
= base
!= 0;
4737 if (intel_crtc
->cursor_visible
!= visible
) {
4738 uint32_t cntl
= I915_READ(CURCNTR(pipe
));
4740 cntl
&= ~(CURSOR_MODE
| MCURSOR_PIPE_SELECT
);
4741 cntl
|= CURSOR_MODE_64_ARGB_AX
| MCURSOR_GAMMA_ENABLE
;
4742 cntl
|= pipe
<< 28; /* Connect to correct pipe */
4744 cntl
&= ~(CURSOR_MODE
| MCURSOR_GAMMA_ENABLE
);
4745 cntl
|= CURSOR_MODE_DISABLE
;
4747 I915_WRITE(CURCNTR(pipe
), cntl
);
4749 intel_crtc
->cursor_visible
= visible
;
4751 /* and commit changes on next vblank */
4752 I915_WRITE(CURBASE(pipe
), base
);
4755 static void ivb_update_cursor(struct drm_crtc
*crtc
, u32 base
)
4757 struct drm_device
*dev
= crtc
->dev
;
4758 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4759 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4760 int pipe
= intel_crtc
->pipe
;
4761 bool visible
= base
!= 0;
4763 if (intel_crtc
->cursor_visible
!= visible
) {
4764 uint32_t cntl
= I915_READ(CURCNTR_IVB(pipe
));
4766 cntl
&= ~CURSOR_MODE
;
4767 cntl
|= CURSOR_MODE_64_ARGB_AX
| MCURSOR_GAMMA_ENABLE
;
4769 cntl
&= ~(CURSOR_MODE
| MCURSOR_GAMMA_ENABLE
);
4770 cntl
|= CURSOR_MODE_DISABLE
;
4772 I915_WRITE(CURCNTR_IVB(pipe
), cntl
);
4774 intel_crtc
->cursor_visible
= visible
;
4776 /* and commit changes on next vblank */
4777 I915_WRITE(CURBASE_IVB(pipe
), base
);
4780 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
4781 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
,
4784 struct drm_device
*dev
= crtc
->dev
;
4785 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4786 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4787 int pipe
= intel_crtc
->pipe
;
4788 int x
= intel_crtc
->cursor_x
;
4789 int y
= intel_crtc
->cursor_y
;
4795 if (on
&& crtc
->enabled
&& crtc
->fb
) {
4796 base
= intel_crtc
->cursor_addr
;
4797 if (x
> (int) crtc
->fb
->width
)
4800 if (y
> (int) crtc
->fb
->height
)
4806 if (x
+ intel_crtc
->cursor_width
< 0)
4809 pos
|= CURSOR_POS_SIGN
<< CURSOR_X_SHIFT
;
4812 pos
|= x
<< CURSOR_X_SHIFT
;
4815 if (y
+ intel_crtc
->cursor_height
< 0)
4818 pos
|= CURSOR_POS_SIGN
<< CURSOR_Y_SHIFT
;
4821 pos
|= y
<< CURSOR_Y_SHIFT
;
4823 visible
= base
!= 0;
4824 if (!visible
&& !intel_crtc
->cursor_visible
)
4827 if (IS_IVYBRIDGE(dev
) || IS_HASWELL(dev
)) {
4828 I915_WRITE(CURPOS_IVB(pipe
), pos
);
4829 ivb_update_cursor(crtc
, base
);
4831 I915_WRITE(CURPOS(pipe
), pos
);
4832 if (IS_845G(dev
) || IS_I865G(dev
))
4833 i845_update_cursor(crtc
, base
);
4835 i9xx_update_cursor(crtc
, base
);
4839 intel_mark_busy(dev
, to_intel_framebuffer(crtc
->fb
)->obj
);
4842 static int intel_crtc_cursor_set(struct drm_crtc
*crtc
,
4843 struct drm_file
*file
,
4845 uint32_t width
, uint32_t height
)
4847 struct drm_device
*dev
= crtc
->dev
;
4848 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4849 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4850 struct drm_i915_gem_object
*obj
;
4854 DRM_DEBUG_KMS("\n");
4856 /* if we want to turn off the cursor ignore width and height */
4858 DRM_DEBUG_KMS("cursor off\n");
4861 mutex_lock(&dev
->struct_mutex
);
4865 /* Currently we only support 64x64 cursors */
4866 if (width
!= 64 || height
!= 64) {
4867 DRM_ERROR("we currently only support 64x64 cursors\n");
4871 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, handle
));
4872 if (&obj
->base
== NULL
)
4875 if (obj
->base
.size
< width
* height
* 4) {
4876 DRM_ERROR("buffer is to small\n");
4881 /* we only need to pin inside GTT if cursor is non-phy */
4882 mutex_lock(&dev
->struct_mutex
);
4883 if (!dev_priv
->info
->cursor_needs_physical
) {
4884 if (obj
->tiling_mode
) {
4885 DRM_ERROR("cursor cannot be tiled\n");
4890 ret
= i915_gem_object_pin_to_display_plane(obj
, 0, NULL
);
4892 DRM_ERROR("failed to move cursor bo into the GTT\n");
4896 ret
= i915_gem_object_put_fence(obj
);
4898 DRM_ERROR("failed to release fence for cursor");
4902 addr
= obj
->gtt_offset
;
4904 int align
= IS_I830(dev
) ? 16 * 1024 : 256;
4905 ret
= i915_gem_attach_phys_object(dev
, obj
,
4906 (intel_crtc
->pipe
== 0) ? I915_GEM_PHYS_CURSOR_0
: I915_GEM_PHYS_CURSOR_1
,
4909 DRM_ERROR("failed to attach phys object\n");
4912 addr
= obj
->phys_obj
->handle
->busaddr
;
4916 I915_WRITE(CURSIZE
, (height
<< 12) | width
);
4919 if (intel_crtc
->cursor_bo
) {
4920 if (dev_priv
->info
->cursor_needs_physical
) {
4921 if (intel_crtc
->cursor_bo
!= obj
)
4922 i915_gem_detach_phys_object(dev
, intel_crtc
->cursor_bo
);
4924 i915_gem_object_unpin(intel_crtc
->cursor_bo
);
4925 drm_gem_object_unreference(&intel_crtc
->cursor_bo
->base
);
4928 mutex_unlock(&dev
->struct_mutex
);
4930 intel_crtc
->cursor_addr
= addr
;
4931 intel_crtc
->cursor_bo
= obj
;
4932 intel_crtc
->cursor_width
= width
;
4933 intel_crtc
->cursor_height
= height
;
4935 intel_crtc_update_cursor(crtc
, true);
4939 i915_gem_object_unpin(obj
);
4941 mutex_unlock(&dev
->struct_mutex
);
4943 drm_gem_object_unreference_unlocked(&obj
->base
);
4947 static int intel_crtc_cursor_move(struct drm_crtc
*crtc
, int x
, int y
)
4949 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4951 intel_crtc
->cursor_x
= x
;
4952 intel_crtc
->cursor_y
= y
;
4954 intel_crtc_update_cursor(crtc
, true);
4959 /** Sets the color ramps on behalf of RandR */
4960 void intel_crtc_fb_gamma_set(struct drm_crtc
*crtc
, u16 red
, u16 green
,
4961 u16 blue
, int regno
)
4963 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4965 intel_crtc
->lut_r
[regno
] = red
>> 8;
4966 intel_crtc
->lut_g
[regno
] = green
>> 8;
4967 intel_crtc
->lut_b
[regno
] = blue
>> 8;
4970 void intel_crtc_fb_gamma_get(struct drm_crtc
*crtc
, u16
*red
, u16
*green
,
4971 u16
*blue
, int regno
)
4973 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4975 *red
= intel_crtc
->lut_r
[regno
] << 8;
4976 *green
= intel_crtc
->lut_g
[regno
] << 8;
4977 *blue
= intel_crtc
->lut_b
[regno
] << 8;
4980 static void intel_crtc_gamma_set(struct drm_crtc
*crtc
, u16
*red
, u16
*green
,
4981 u16
*blue
, uint32_t start
, uint32_t size
)
4983 int end
= (start
+ size
> 256) ? 256 : start
+ size
, i
;
4984 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4986 for (i
= start
; i
< end
; i
++) {
4987 intel_crtc
->lut_r
[i
] = red
[i
] >> 8;
4988 intel_crtc
->lut_g
[i
] = green
[i
] >> 8;
4989 intel_crtc
->lut_b
[i
] = blue
[i
] >> 8;
4992 intel_crtc_load_lut(crtc
);
4996 * Get a pipe with a simple mode set on it for doing load-based monitor
4999 * It will be up to the load-detect code to adjust the pipe as appropriate for
5000 * its requirements. The pipe will be connected to no other encoders.
5002 * Currently this code will only succeed if there is a pipe with no encoders
5003 * configured for it. In the future, it could choose to temporarily disable
5004 * some outputs to free up a pipe for its use.
5006 * \return crtc, or NULL if no pipes are available.
5009 /* VESA 640x480x72Hz mode to set on the pipe */
5010 static struct drm_display_mode load_detect_mode
= {
5011 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT
, 31500, 640, 664,
5012 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC
| DRM_MODE_FLAG_NVSYNC
),
5015 static struct drm_framebuffer
*
5016 intel_framebuffer_create(struct drm_device
*dev
,
5017 struct drm_mode_fb_cmd2
*mode_cmd
,
5018 struct drm_i915_gem_object
*obj
)
5020 struct intel_framebuffer
*intel_fb
;
5023 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
5025 drm_gem_object_unreference_unlocked(&obj
->base
);
5026 return ERR_PTR(-ENOMEM
);
5029 ret
= intel_framebuffer_init(dev
, intel_fb
, mode_cmd
, obj
);
5031 drm_gem_object_unreference_unlocked(&obj
->base
);
5033 return ERR_PTR(ret
);
5036 return &intel_fb
->base
;
5040 intel_framebuffer_pitch_for_width(int width
, int bpp
)
5042 u32 pitch
= DIV_ROUND_UP(width
* bpp
, 8);
5043 return ALIGN(pitch
, 64);
5047 intel_framebuffer_size_for_mode(struct drm_display_mode
*mode
, int bpp
)
5049 u32 pitch
= intel_framebuffer_pitch_for_width(mode
->hdisplay
, bpp
);
5050 return ALIGN(pitch
* mode
->vdisplay
, PAGE_SIZE
);
5053 static struct drm_framebuffer
*
5054 intel_framebuffer_create_for_mode(struct drm_device
*dev
,
5055 struct drm_display_mode
*mode
,
5058 struct drm_i915_gem_object
*obj
;
5059 struct drm_mode_fb_cmd2 mode_cmd
;
5061 obj
= i915_gem_alloc_object(dev
,
5062 intel_framebuffer_size_for_mode(mode
, bpp
));
5064 return ERR_PTR(-ENOMEM
);
5066 mode_cmd
.width
= mode
->hdisplay
;
5067 mode_cmd
.height
= mode
->vdisplay
;
5068 mode_cmd
.pitches
[0] = intel_framebuffer_pitch_for_width(mode_cmd
.width
,
5070 mode_cmd
.pixel_format
= drm_mode_legacy_fb_format(bpp
, depth
);
5072 return intel_framebuffer_create(dev
, &mode_cmd
, obj
);
5075 static struct drm_framebuffer
*
5076 mode_fits_in_fbdev(struct drm_device
*dev
,
5077 struct drm_display_mode
*mode
)
5079 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5080 struct drm_i915_gem_object
*obj
;
5081 struct drm_framebuffer
*fb
;
5083 if (dev_priv
->fbdev
== NULL
)
5086 obj
= dev_priv
->fbdev
->ifb
.obj
;
5090 fb
= &dev_priv
->fbdev
->ifb
.base
;
5091 if (fb
->pitches
[0] < intel_framebuffer_pitch_for_width(mode
->hdisplay
,
5092 fb
->bits_per_pixel
))
5095 if (obj
->base
.size
< mode
->vdisplay
* fb
->pitches
[0])
5101 bool intel_get_load_detect_pipe(struct intel_encoder
*intel_encoder
,
5102 struct drm_connector
*connector
,
5103 struct drm_display_mode
*mode
,
5104 struct intel_load_detect_pipe
*old
)
5106 struct intel_crtc
*intel_crtc
;
5107 struct drm_crtc
*possible_crtc
;
5108 struct drm_encoder
*encoder
= &intel_encoder
->base
;
5109 struct drm_crtc
*crtc
= NULL
;
5110 struct drm_device
*dev
= encoder
->dev
;
5111 struct drm_framebuffer
*old_fb
;
5114 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5115 connector
->base
.id
, drm_get_connector_name(connector
),
5116 encoder
->base
.id
, drm_get_encoder_name(encoder
));
5119 * Algorithm gets a little messy:
5121 * - if the connector already has an assigned crtc, use it (but make
5122 * sure it's on first)
5124 * - try to find the first unused crtc that can drive this connector,
5125 * and use that if we find one
5128 /* See if we already have a CRTC for this connector */
5129 if (encoder
->crtc
) {
5130 crtc
= encoder
->crtc
;
5132 intel_crtc
= to_intel_crtc(crtc
);
5133 old
->dpms_mode
= intel_crtc
->dpms_mode
;
5134 old
->load_detect_temp
= false;
5136 /* Make sure the crtc and connector are running */
5137 if (intel_crtc
->dpms_mode
!= DRM_MODE_DPMS_ON
) {
5138 struct drm_encoder_helper_funcs
*encoder_funcs
;
5139 struct drm_crtc_helper_funcs
*crtc_funcs
;
5141 crtc_funcs
= crtc
->helper_private
;
5142 crtc_funcs
->dpms(crtc
, DRM_MODE_DPMS_ON
);
5144 encoder_funcs
= encoder
->helper_private
;
5145 encoder_funcs
->dpms(encoder
, DRM_MODE_DPMS_ON
);
5151 /* Find an unused one (if possible) */
5152 list_for_each_entry(possible_crtc
, &dev
->mode_config
.crtc_list
, head
) {
5154 if (!(encoder
->possible_crtcs
& (1 << i
)))
5156 if (!possible_crtc
->enabled
) {
5157 crtc
= possible_crtc
;
5163 * If we didn't find an unused CRTC, don't use any.
5166 DRM_DEBUG_KMS("no pipe available for load-detect\n");
5170 encoder
->crtc
= crtc
;
5171 connector
->encoder
= encoder
;
5173 intel_crtc
= to_intel_crtc(crtc
);
5174 old
->dpms_mode
= intel_crtc
->dpms_mode
;
5175 old
->load_detect_temp
= true;
5176 old
->release_fb
= NULL
;
5179 mode
= &load_detect_mode
;
5183 /* We need a framebuffer large enough to accommodate all accesses
5184 * that the plane may generate whilst we perform load detection.
5185 * We can not rely on the fbcon either being present (we get called
5186 * during its initialisation to detect all boot displays, or it may
5187 * not even exist) or that it is large enough to satisfy the
5190 crtc
->fb
= mode_fits_in_fbdev(dev
, mode
);
5191 if (crtc
->fb
== NULL
) {
5192 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
5193 crtc
->fb
= intel_framebuffer_create_for_mode(dev
, mode
, 24, 32);
5194 old
->release_fb
= crtc
->fb
;
5196 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
5197 if (IS_ERR(crtc
->fb
)) {
5198 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
5203 if (!drm_crtc_helper_set_mode(crtc
, mode
, 0, 0, old_fb
)) {
5204 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
5205 if (old
->release_fb
)
5206 old
->release_fb
->funcs
->destroy(old
->release_fb
);
5211 /* let the connector get through one full cycle before testing */
5212 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
5217 void intel_release_load_detect_pipe(struct intel_encoder
*intel_encoder
,
5218 struct drm_connector
*connector
,
5219 struct intel_load_detect_pipe
*old
)
5221 struct drm_encoder
*encoder
= &intel_encoder
->base
;
5222 struct drm_device
*dev
= encoder
->dev
;
5223 struct drm_crtc
*crtc
= encoder
->crtc
;
5224 struct drm_encoder_helper_funcs
*encoder_funcs
= encoder
->helper_private
;
5225 struct drm_crtc_helper_funcs
*crtc_funcs
= crtc
->helper_private
;
5227 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5228 connector
->base
.id
, drm_get_connector_name(connector
),
5229 encoder
->base
.id
, drm_get_encoder_name(encoder
));
5231 if (old
->load_detect_temp
) {
5232 connector
->encoder
= NULL
;
5233 drm_helper_disable_unused_functions(dev
);
5235 if (old
->release_fb
)
5236 old
->release_fb
->funcs
->destroy(old
->release_fb
);
5241 /* Switch crtc and encoder back off if necessary */
5242 if (old
->dpms_mode
!= DRM_MODE_DPMS_ON
) {
5243 encoder_funcs
->dpms(encoder
, old
->dpms_mode
);
5244 crtc_funcs
->dpms(crtc
, old
->dpms_mode
);
5248 /* Returns the clock of the currently programmed mode of the given pipe. */
5249 static int intel_crtc_clock_get(struct drm_device
*dev
, struct drm_crtc
*crtc
)
5251 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5252 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5253 int pipe
= intel_crtc
->pipe
;
5254 u32 dpll
= I915_READ(DPLL(pipe
));
5256 intel_clock_t clock
;
5258 if ((dpll
& DISPLAY_RATE_SELECT_FPA1
) == 0)
5259 fp
= I915_READ(FP0(pipe
));
5261 fp
= I915_READ(FP1(pipe
));
5263 clock
.m1
= (fp
& FP_M1_DIV_MASK
) >> FP_M1_DIV_SHIFT
;
5264 if (IS_PINEVIEW(dev
)) {
5265 clock
.n
= ffs((fp
& FP_N_PINEVIEW_DIV_MASK
) >> FP_N_DIV_SHIFT
) - 1;
5266 clock
.m2
= (fp
& FP_M2_PINEVIEW_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
5268 clock
.n
= (fp
& FP_N_DIV_MASK
) >> FP_N_DIV_SHIFT
;
5269 clock
.m2
= (fp
& FP_M2_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
5272 if (!IS_GEN2(dev
)) {
5273 if (IS_PINEVIEW(dev
))
5274 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW
) >>
5275 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
);
5277 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK
) >>
5278 DPLL_FPA01_P1_POST_DIV_SHIFT
);
5280 switch (dpll
& DPLL_MODE_MASK
) {
5281 case DPLLB_MODE_DAC_SERIAL
:
5282 clock
.p2
= dpll
& DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
?
5285 case DPLLB_MODE_LVDS
:
5286 clock
.p2
= dpll
& DPLLB_LVDS_P2_CLOCK_DIV_7
?
5290 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
5291 "mode\n", (int)(dpll
& DPLL_MODE_MASK
));
5295 /* XXX: Handle the 100Mhz refclk */
5296 intel_clock(dev
, 96000, &clock
);
5298 bool is_lvds
= (pipe
== 1) && (I915_READ(LVDS
) & LVDS_PORT_EN
);
5301 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS
) >>
5302 DPLL_FPA01_P1_POST_DIV_SHIFT
);
5305 if ((dpll
& PLL_REF_INPUT_MASK
) ==
5306 PLLB_REF_INPUT_SPREADSPECTRUMIN
) {
5307 /* XXX: might not be 66MHz */
5308 intel_clock(dev
, 66000, &clock
);
5310 intel_clock(dev
, 48000, &clock
);
5312 if (dpll
& PLL_P1_DIVIDE_BY_TWO
)
5315 clock
.p1
= ((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830
) >>
5316 DPLL_FPA01_P1_POST_DIV_SHIFT
) + 2;
5318 if (dpll
& PLL_P2_DIVIDE_BY_4
)
5323 intel_clock(dev
, 48000, &clock
);
5327 /* XXX: It would be nice to validate the clocks, but we can't reuse
5328 * i830PllIsValid() because it relies on the xf86_config connector
5329 * configuration being accurate, which it isn't necessarily.
5335 /** Returns the currently programmed mode of the given pipe. */
5336 struct drm_display_mode
*intel_crtc_mode_get(struct drm_device
*dev
,
5337 struct drm_crtc
*crtc
)
5339 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5340 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5341 int pipe
= intel_crtc
->pipe
;
5342 struct drm_display_mode
*mode
;
5343 int htot
= I915_READ(HTOTAL(pipe
));
5344 int hsync
= I915_READ(HSYNC(pipe
));
5345 int vtot
= I915_READ(VTOTAL(pipe
));
5346 int vsync
= I915_READ(VSYNC(pipe
));
5348 mode
= kzalloc(sizeof(*mode
), GFP_KERNEL
);
5352 mode
->clock
= intel_crtc_clock_get(dev
, crtc
);
5353 mode
->hdisplay
= (htot
& 0xffff) + 1;
5354 mode
->htotal
= ((htot
& 0xffff0000) >> 16) + 1;
5355 mode
->hsync_start
= (hsync
& 0xffff) + 1;
5356 mode
->hsync_end
= ((hsync
& 0xffff0000) >> 16) + 1;
5357 mode
->vdisplay
= (vtot
& 0xffff) + 1;
5358 mode
->vtotal
= ((vtot
& 0xffff0000) >> 16) + 1;
5359 mode
->vsync_start
= (vsync
& 0xffff) + 1;
5360 mode
->vsync_end
= ((vsync
& 0xffff0000) >> 16) + 1;
5362 drm_mode_set_name(mode
);
5363 drm_mode_set_crtcinfo(mode
, 0);
5368 #define GPU_IDLE_TIMEOUT 500 /* ms */
5370 /* When this timer fires, we've been idle for awhile */
5371 static void intel_gpu_idle_timer(unsigned long arg
)
5373 struct drm_device
*dev
= (struct drm_device
*)arg
;
5374 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5376 if (!list_empty(&dev_priv
->mm
.active_list
)) {
5377 /* Still processing requests, so just re-arm the timer. */
5378 mod_timer(&dev_priv
->idle_timer
, jiffies
+
5379 msecs_to_jiffies(GPU_IDLE_TIMEOUT
));
5383 dev_priv
->busy
= false;
5384 queue_work(dev_priv
->wq
, &dev_priv
->idle_work
);
5387 #define CRTC_IDLE_TIMEOUT 1000 /* ms */
5389 static void intel_crtc_idle_timer(unsigned long arg
)
5391 struct intel_crtc
*intel_crtc
= (struct intel_crtc
*)arg
;
5392 struct drm_crtc
*crtc
= &intel_crtc
->base
;
5393 drm_i915_private_t
*dev_priv
= crtc
->dev
->dev_private
;
5394 struct intel_framebuffer
*intel_fb
;
5396 intel_fb
= to_intel_framebuffer(crtc
->fb
);
5397 if (intel_fb
&& intel_fb
->obj
->active
) {
5398 /* The framebuffer is still being accessed by the GPU. */
5399 mod_timer(&intel_crtc
->idle_timer
, jiffies
+
5400 msecs_to_jiffies(CRTC_IDLE_TIMEOUT
));
5404 intel_crtc
->busy
= false;
5405 queue_work(dev_priv
->wq
, &dev_priv
->idle_work
);
5408 static void intel_increase_pllclock(struct drm_crtc
*crtc
)
5410 struct drm_device
*dev
= crtc
->dev
;
5411 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5412 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5413 int pipe
= intel_crtc
->pipe
;
5414 int dpll_reg
= DPLL(pipe
);
5417 if (HAS_PCH_SPLIT(dev
))
5420 if (!dev_priv
->lvds_downclock_avail
)
5423 dpll
= I915_READ(dpll_reg
);
5424 if (!HAS_PIPE_CXSR(dev
) && (dpll
& DISPLAY_RATE_SELECT_FPA1
)) {
5425 DRM_DEBUG_DRIVER("upclocking LVDS\n");
5427 assert_panel_unlocked(dev_priv
, pipe
);
5429 dpll
&= ~DISPLAY_RATE_SELECT_FPA1
;
5430 I915_WRITE(dpll_reg
, dpll
);
5431 intel_wait_for_vblank(dev
, pipe
);
5433 dpll
= I915_READ(dpll_reg
);
5434 if (dpll
& DISPLAY_RATE_SELECT_FPA1
)
5435 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
5438 /* Schedule downclock */
5439 mod_timer(&intel_crtc
->idle_timer
, jiffies
+
5440 msecs_to_jiffies(CRTC_IDLE_TIMEOUT
));
5443 static void intel_decrease_pllclock(struct drm_crtc
*crtc
)
5445 struct drm_device
*dev
= crtc
->dev
;
5446 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5447 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5448 int pipe
= intel_crtc
->pipe
;
5449 int dpll_reg
= DPLL(pipe
);
5450 int dpll
= I915_READ(dpll_reg
);
5452 if (HAS_PCH_SPLIT(dev
))
5455 if (!dev_priv
->lvds_downclock_avail
)
5459 * Since this is called by a timer, we should never get here in
5462 if (!HAS_PIPE_CXSR(dev
) && intel_crtc
->lowfreq_avail
) {
5463 DRM_DEBUG_DRIVER("downclocking LVDS\n");
5465 assert_panel_unlocked(dev_priv
, pipe
);
5467 dpll
|= DISPLAY_RATE_SELECT_FPA1
;
5468 I915_WRITE(dpll_reg
, dpll
);
5469 intel_wait_for_vblank(dev
, pipe
);
5470 dpll
= I915_READ(dpll_reg
);
5471 if (!(dpll
& DISPLAY_RATE_SELECT_FPA1
))
5472 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
5478 * intel_idle_update - adjust clocks for idleness
5479 * @work: work struct
5481 * Either the GPU or display (or both) went idle. Check the busy status
5482 * here and adjust the CRTC and GPU clocks as necessary.
5484 static void intel_idle_update(struct work_struct
*work
)
5486 drm_i915_private_t
*dev_priv
= container_of(work
, drm_i915_private_t
,
5488 struct drm_device
*dev
= dev_priv
->dev
;
5489 struct drm_crtc
*crtc
;
5490 struct intel_crtc
*intel_crtc
;
5492 if (!i915_powersave
)
5495 mutex_lock(&dev
->struct_mutex
);
5497 i915_update_gfx_val(dev_priv
);
5499 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
5500 /* Skip inactive CRTCs */
5504 intel_crtc
= to_intel_crtc(crtc
);
5505 if (!intel_crtc
->busy
)
5506 intel_decrease_pllclock(crtc
);
5510 mutex_unlock(&dev
->struct_mutex
);
5514 * intel_mark_busy - mark the GPU and possibly the display busy
5516 * @obj: object we're operating on
5518 * Callers can use this function to indicate that the GPU is busy processing
5519 * commands. If @obj matches one of the CRTC objects (i.e. it's a scanout
5520 * buffer), we'll also mark the display as busy, so we know to increase its
5523 void intel_mark_busy(struct drm_device
*dev
, struct drm_i915_gem_object
*obj
)
5525 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5526 struct drm_crtc
*crtc
= NULL
;
5527 struct intel_framebuffer
*intel_fb
;
5528 struct intel_crtc
*intel_crtc
;
5530 if (!drm_core_check_feature(dev
, DRIVER_MODESET
))
5533 if (!dev_priv
->busy
)
5534 dev_priv
->busy
= true;
5536 mod_timer(&dev_priv
->idle_timer
, jiffies
+
5537 msecs_to_jiffies(GPU_IDLE_TIMEOUT
));
5539 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
5543 intel_crtc
= to_intel_crtc(crtc
);
5544 intel_fb
= to_intel_framebuffer(crtc
->fb
);
5545 if (intel_fb
->obj
== obj
) {
5546 if (!intel_crtc
->busy
) {
5547 /* Non-busy -> busy, upclock */
5548 intel_increase_pllclock(crtc
);
5549 intel_crtc
->busy
= true;
5551 /* Busy -> busy, put off timer */
5552 mod_timer(&intel_crtc
->idle_timer
, jiffies
+
5553 msecs_to_jiffies(CRTC_IDLE_TIMEOUT
));
5559 static void intel_crtc_destroy(struct drm_crtc
*crtc
)
5561 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5562 struct drm_device
*dev
= crtc
->dev
;
5563 struct intel_unpin_work
*work
;
5564 unsigned long flags
;
5566 spin_lock_irqsave(&dev
->event_lock
, flags
);
5567 work
= intel_crtc
->unpin_work
;
5568 intel_crtc
->unpin_work
= NULL
;
5569 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5572 cancel_work_sync(&work
->work
);
5576 drm_crtc_cleanup(crtc
);
5581 static void intel_unpin_work_fn(struct work_struct
*__work
)
5583 struct intel_unpin_work
*work
=
5584 container_of(__work
, struct intel_unpin_work
, work
);
5586 mutex_lock(&work
->dev
->struct_mutex
);
5587 intel_unpin_fb_obj(work
->old_fb_obj
);
5588 drm_gem_object_unreference(&work
->pending_flip_obj
->base
);
5589 drm_gem_object_unreference(&work
->old_fb_obj
->base
);
5591 intel_update_fbc(work
->dev
);
5592 mutex_unlock(&work
->dev
->struct_mutex
);
5596 static void do_intel_finish_page_flip(struct drm_device
*dev
,
5597 struct drm_crtc
*crtc
)
5599 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5600 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5601 struct intel_unpin_work
*work
;
5602 struct drm_i915_gem_object
*obj
;
5603 struct drm_pending_vblank_event
*e
;
5604 struct timeval tnow
, tvbl
;
5605 unsigned long flags
;
5607 /* Ignore early vblank irqs */
5608 if (intel_crtc
== NULL
)
5611 do_gettimeofday(&tnow
);
5613 spin_lock_irqsave(&dev
->event_lock
, flags
);
5614 work
= intel_crtc
->unpin_work
;
5615 if (work
== NULL
|| !work
->pending
) {
5616 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5620 intel_crtc
->unpin_work
= NULL
;
5624 e
->event
.sequence
= drm_vblank_count_and_time(dev
, intel_crtc
->pipe
, &tvbl
);
5626 /* Called before vblank count and timestamps have
5627 * been updated for the vblank interval of flip
5628 * completion? Need to increment vblank count and
5629 * add one videorefresh duration to returned timestamp
5630 * to account for this. We assume this happened if we
5631 * get called over 0.9 frame durations after the last
5632 * timestamped vblank.
5634 * This calculation can not be used with vrefresh rates
5635 * below 5Hz (10Hz to be on the safe side) without
5636 * promoting to 64 integers.
5638 if (10 * (timeval_to_ns(&tnow
) - timeval_to_ns(&tvbl
)) >
5639 9 * crtc
->framedur_ns
) {
5640 e
->event
.sequence
++;
5641 tvbl
= ns_to_timeval(timeval_to_ns(&tvbl
) +
5645 e
->event
.tv_sec
= tvbl
.tv_sec
;
5646 e
->event
.tv_usec
= tvbl
.tv_usec
;
5648 list_add_tail(&e
->base
.link
,
5649 &e
->base
.file_priv
->event_list
);
5650 wake_up_interruptible(&e
->base
.file_priv
->event_wait
);
5653 drm_vblank_put(dev
, intel_crtc
->pipe
);
5655 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5657 obj
= work
->old_fb_obj
;
5659 atomic_clear_mask(1 << intel_crtc
->plane
,
5660 &obj
->pending_flip
.counter
);
5661 if (atomic_read(&obj
->pending_flip
) == 0)
5662 wake_up(&dev_priv
->pending_flip_queue
);
5664 schedule_work(&work
->work
);
5666 trace_i915_flip_complete(intel_crtc
->plane
, work
->pending_flip_obj
);
5669 void intel_finish_page_flip(struct drm_device
*dev
, int pipe
)
5671 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5672 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
5674 do_intel_finish_page_flip(dev
, crtc
);
5677 void intel_finish_page_flip_plane(struct drm_device
*dev
, int plane
)
5679 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5680 struct drm_crtc
*crtc
= dev_priv
->plane_to_crtc_mapping
[plane
];
5682 do_intel_finish_page_flip(dev
, crtc
);
5685 void intel_prepare_page_flip(struct drm_device
*dev
, int plane
)
5687 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
5688 struct intel_crtc
*intel_crtc
=
5689 to_intel_crtc(dev_priv
->plane_to_crtc_mapping
[plane
]);
5690 unsigned long flags
;
5692 spin_lock_irqsave(&dev
->event_lock
, flags
);
5693 if (intel_crtc
->unpin_work
) {
5694 if ((++intel_crtc
->unpin_work
->pending
) > 1)
5695 DRM_ERROR("Prepared flip multiple times\n");
5697 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
5699 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5702 static int intel_gen2_queue_flip(struct drm_device
*dev
,
5703 struct drm_crtc
*crtc
,
5704 struct drm_framebuffer
*fb
,
5705 struct drm_i915_gem_object
*obj
)
5707 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5708 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5709 unsigned long offset
;
5711 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
5714 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
5718 /* Offset into the new buffer for cases of shared fbs between CRTCs */
5719 offset
= crtc
->y
* fb
->pitches
[0] + crtc
->x
* fb
->bits_per_pixel
/8;
5721 ret
= intel_ring_begin(ring
, 6);
5725 /* Can't queue multiple flips, so wait for the previous
5726 * one to finish before executing the next.
5728 if (intel_crtc
->plane
)
5729 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
5731 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
5732 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
5733 intel_ring_emit(ring
, MI_NOOP
);
5734 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
5735 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
5736 intel_ring_emit(ring
, fb
->pitches
[0]);
5737 intel_ring_emit(ring
, obj
->gtt_offset
+ offset
);
5738 intel_ring_emit(ring
, 0); /* aux display base address, unused */
5739 intel_ring_advance(ring
);
5743 intel_unpin_fb_obj(obj
);
5748 static int intel_gen3_queue_flip(struct drm_device
*dev
,
5749 struct drm_crtc
*crtc
,
5750 struct drm_framebuffer
*fb
,
5751 struct drm_i915_gem_object
*obj
)
5753 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5754 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5755 unsigned long offset
;
5757 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
5760 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
5764 /* Offset into the new buffer for cases of shared fbs between CRTCs */
5765 offset
= crtc
->y
* fb
->pitches
[0] + crtc
->x
* fb
->bits_per_pixel
/8;
5767 ret
= intel_ring_begin(ring
, 6);
5771 if (intel_crtc
->plane
)
5772 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
5774 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
5775 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
5776 intel_ring_emit(ring
, MI_NOOP
);
5777 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
|
5778 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
5779 intel_ring_emit(ring
, fb
->pitches
[0]);
5780 intel_ring_emit(ring
, obj
->gtt_offset
+ offset
);
5781 intel_ring_emit(ring
, MI_NOOP
);
5783 intel_ring_advance(ring
);
5787 intel_unpin_fb_obj(obj
);
5792 static int intel_gen4_queue_flip(struct drm_device
*dev
,
5793 struct drm_crtc
*crtc
,
5794 struct drm_framebuffer
*fb
,
5795 struct drm_i915_gem_object
*obj
)
5797 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5798 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5799 uint32_t pf
, pipesrc
;
5800 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
5803 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
5807 ret
= intel_ring_begin(ring
, 4);
5811 /* i965+ uses the linear or tiled offsets from the
5812 * Display Registers (which do not change across a page-flip)
5813 * so we need only reprogram the base address.
5815 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
5816 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
5817 intel_ring_emit(ring
, fb
->pitches
[0]);
5818 intel_ring_emit(ring
, obj
->gtt_offset
| obj
->tiling_mode
);
5820 /* XXX Enabling the panel-fitter across page-flip is so far
5821 * untested on non-native modes, so ignore it for now.
5822 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
5825 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
5826 intel_ring_emit(ring
, pf
| pipesrc
);
5827 intel_ring_advance(ring
);
5831 intel_unpin_fb_obj(obj
);
5836 static int intel_gen6_queue_flip(struct drm_device
*dev
,
5837 struct drm_crtc
*crtc
,
5838 struct drm_framebuffer
*fb
,
5839 struct drm_i915_gem_object
*obj
)
5841 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5842 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5843 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
5844 uint32_t pf
, pipesrc
;
5847 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
5851 ret
= intel_ring_begin(ring
, 4);
5855 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
5856 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
5857 intel_ring_emit(ring
, fb
->pitches
[0] | obj
->tiling_mode
);
5858 intel_ring_emit(ring
, obj
->gtt_offset
);
5860 pf
= I915_READ(PF_CTL(intel_crtc
->pipe
)) & PF_ENABLE
;
5861 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
5862 intel_ring_emit(ring
, pf
| pipesrc
);
5863 intel_ring_advance(ring
);
5867 intel_unpin_fb_obj(obj
);
5873 * On gen7 we currently use the blit ring because (in early silicon at least)
5874 * the render ring doesn't give us interrpts for page flip completion, which
5875 * means clients will hang after the first flip is queued. Fortunately the
5876 * blit ring generates interrupts properly, so use it instead.
5878 static int intel_gen7_queue_flip(struct drm_device
*dev
,
5879 struct drm_crtc
*crtc
,
5880 struct drm_framebuffer
*fb
,
5881 struct drm_i915_gem_object
*obj
)
5883 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5884 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5885 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[BCS
];
5888 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
5892 ret
= intel_ring_begin(ring
, 4);
5896 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
| (intel_crtc
->plane
<< 19));
5897 intel_ring_emit(ring
, (fb
->pitches
[0] | obj
->tiling_mode
));
5898 intel_ring_emit(ring
, (obj
->gtt_offset
));
5899 intel_ring_emit(ring
, (MI_NOOP
));
5900 intel_ring_advance(ring
);
5904 intel_unpin_fb_obj(obj
);
5909 static int intel_default_queue_flip(struct drm_device
*dev
,
5910 struct drm_crtc
*crtc
,
5911 struct drm_framebuffer
*fb
,
5912 struct drm_i915_gem_object
*obj
)
5917 static int intel_crtc_page_flip(struct drm_crtc
*crtc
,
5918 struct drm_framebuffer
*fb
,
5919 struct drm_pending_vblank_event
*event
)
5921 struct drm_device
*dev
= crtc
->dev
;
5922 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5923 struct intel_framebuffer
*intel_fb
;
5924 struct drm_i915_gem_object
*obj
;
5925 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5926 struct intel_unpin_work
*work
;
5927 unsigned long flags
;
5930 work
= kzalloc(sizeof *work
, GFP_KERNEL
);
5934 work
->event
= event
;
5935 work
->dev
= crtc
->dev
;
5936 intel_fb
= to_intel_framebuffer(crtc
->fb
);
5937 work
->old_fb_obj
= intel_fb
->obj
;
5938 INIT_WORK(&work
->work
, intel_unpin_work_fn
);
5940 ret
= drm_vblank_get(dev
, intel_crtc
->pipe
);
5944 /* We borrow the event spin lock for protecting unpin_work */
5945 spin_lock_irqsave(&dev
->event_lock
, flags
);
5946 if (intel_crtc
->unpin_work
) {
5947 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5949 drm_vblank_put(dev
, intel_crtc
->pipe
);
5951 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
5954 intel_crtc
->unpin_work
= work
;
5955 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5957 intel_fb
= to_intel_framebuffer(fb
);
5958 obj
= intel_fb
->obj
;
5960 mutex_lock(&dev
->struct_mutex
);
5962 /* Reference the objects for the scheduled work. */
5963 drm_gem_object_reference(&work
->old_fb_obj
->base
);
5964 drm_gem_object_reference(&obj
->base
);
5968 work
->pending_flip_obj
= obj
;
5970 work
->enable_stall_check
= true;
5972 /* Block clients from rendering to the new back buffer until
5973 * the flip occurs and the object is no longer visible.
5975 atomic_add(1 << intel_crtc
->plane
, &work
->old_fb_obj
->pending_flip
);
5977 ret
= dev_priv
->display
.queue_flip(dev
, crtc
, fb
, obj
);
5979 goto cleanup_pending
;
5981 intel_disable_fbc(dev
);
5982 mutex_unlock(&dev
->struct_mutex
);
5984 trace_i915_flip_request(intel_crtc
->plane
, obj
);
5989 atomic_sub(1 << intel_crtc
->plane
, &work
->old_fb_obj
->pending_flip
);
5990 drm_gem_object_unreference(&work
->old_fb_obj
->base
);
5991 drm_gem_object_unreference(&obj
->base
);
5992 mutex_unlock(&dev
->struct_mutex
);
5994 spin_lock_irqsave(&dev
->event_lock
, flags
);
5995 intel_crtc
->unpin_work
= NULL
;
5996 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
5998 drm_vblank_put(dev
, intel_crtc
->pipe
);
6005 static void intel_sanitize_modesetting(struct drm_device
*dev
,
6006 int pipe
, int plane
)
6008 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6011 /* Clear any frame start delays used for debugging left by the BIOS */
6012 for_each_pipe(pipe
) {
6013 reg
= PIPECONF(pipe
);
6014 I915_WRITE(reg
, I915_READ(reg
) & ~PIPECONF_FRAME_START_DELAY_MASK
);
6017 if (HAS_PCH_SPLIT(dev
))
6020 /* Who knows what state these registers were left in by the BIOS or
6023 * If we leave the registers in a conflicting state (e.g. with the
6024 * display plane reading from the other pipe than the one we intend
6025 * to use) then when we attempt to teardown the active mode, we will
6026 * not disable the pipes and planes in the correct order -- leaving
6027 * a plane reading from a disabled pipe and possibly leading to
6028 * undefined behaviour.
6031 reg
= DSPCNTR(plane
);
6032 val
= I915_READ(reg
);
6034 if ((val
& DISPLAY_PLANE_ENABLE
) == 0)
6036 if (!!(val
& DISPPLANE_SEL_PIPE_MASK
) == pipe
)
6039 /* This display plane is active and attached to the other CPU pipe. */
6042 /* Disable the plane and wait for it to stop reading from the pipe. */
6043 intel_disable_plane(dev_priv
, plane
, pipe
);
6044 intel_disable_pipe(dev_priv
, pipe
);
6047 static void intel_crtc_reset(struct drm_crtc
*crtc
)
6049 struct drm_device
*dev
= crtc
->dev
;
6050 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6052 /* Reset flags back to the 'unknown' status so that they
6053 * will be correctly set on the initial modeset.
6055 intel_crtc
->dpms_mode
= -1;
6057 /* We need to fix up any BIOS configuration that conflicts with
6060 intel_sanitize_modesetting(dev
, intel_crtc
->pipe
, intel_crtc
->plane
);
6063 static struct drm_crtc_helper_funcs intel_helper_funcs
= {
6064 .dpms
= intel_crtc_dpms
,
6065 .mode_fixup
= intel_crtc_mode_fixup
,
6066 .mode_set
= intel_crtc_mode_set
,
6067 .mode_set_base
= intel_pipe_set_base
,
6068 .mode_set_base_atomic
= intel_pipe_set_base_atomic
,
6069 .load_lut
= intel_crtc_load_lut
,
6070 .disable
= intel_crtc_disable
,
6073 static const struct drm_crtc_funcs intel_crtc_funcs
= {
6074 .reset
= intel_crtc_reset
,
6075 .cursor_set
= intel_crtc_cursor_set
,
6076 .cursor_move
= intel_crtc_cursor_move
,
6077 .gamma_set
= intel_crtc_gamma_set
,
6078 .set_config
= drm_crtc_helper_set_config
,
6079 .destroy
= intel_crtc_destroy
,
6080 .page_flip
= intel_crtc_page_flip
,
6083 static void intel_pch_pll_init(struct drm_device
*dev
)
6085 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6088 if (dev_priv
->num_pch_pll
== 0) {
6089 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
6093 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
6094 dev_priv
->pch_plls
[i
].pll_reg
= _PCH_DPLL(i
);
6095 dev_priv
->pch_plls
[i
].fp0_reg
= _PCH_FP0(i
);
6096 dev_priv
->pch_plls
[i
].fp1_reg
= _PCH_FP1(i
);
6100 static void intel_crtc_init(struct drm_device
*dev
, int pipe
)
6102 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6103 struct intel_crtc
*intel_crtc
;
6106 intel_crtc
= kzalloc(sizeof(struct intel_crtc
) + (INTELFB_CONN_LIMIT
* sizeof(struct drm_connector
*)), GFP_KERNEL
);
6107 if (intel_crtc
== NULL
)
6110 drm_crtc_init(dev
, &intel_crtc
->base
, &intel_crtc_funcs
);
6112 drm_mode_crtc_set_gamma_size(&intel_crtc
->base
, 256);
6113 for (i
= 0; i
< 256; i
++) {
6114 intel_crtc
->lut_r
[i
] = i
;
6115 intel_crtc
->lut_g
[i
] = i
;
6116 intel_crtc
->lut_b
[i
] = i
;
6119 /* Swap pipes & planes for FBC on pre-965 */
6120 intel_crtc
->pipe
= pipe
;
6121 intel_crtc
->plane
= pipe
;
6122 if (IS_MOBILE(dev
) && IS_GEN3(dev
)) {
6123 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
6124 intel_crtc
->plane
= !pipe
;
6127 BUG_ON(pipe
>= ARRAY_SIZE(dev_priv
->plane_to_crtc_mapping
) ||
6128 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] != NULL
);
6129 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] = &intel_crtc
->base
;
6130 dev_priv
->pipe_to_crtc_mapping
[intel_crtc
->pipe
] = &intel_crtc
->base
;
6132 intel_crtc_reset(&intel_crtc
->base
);
6133 intel_crtc
->active
= true; /* force the pipe off on setup_init_config */
6134 intel_crtc
->bpp
= 24; /* default for pre-Ironlake */
6136 if (HAS_PCH_SPLIT(dev
)) {
6137 intel_helper_funcs
.prepare
= ironlake_crtc_prepare
;
6138 intel_helper_funcs
.commit
= ironlake_crtc_commit
;
6140 intel_helper_funcs
.prepare
= i9xx_crtc_prepare
;
6141 intel_helper_funcs
.commit
= i9xx_crtc_commit
;
6144 drm_crtc_helper_add(&intel_crtc
->base
, &intel_helper_funcs
);
6146 intel_crtc
->busy
= false;
6148 setup_timer(&intel_crtc
->idle_timer
, intel_crtc_idle_timer
,
6149 (unsigned long)intel_crtc
);
6152 int intel_get_pipe_from_crtc_id(struct drm_device
*dev
, void *data
,
6153 struct drm_file
*file
)
6155 struct drm_i915_get_pipe_from_crtc_id
*pipe_from_crtc_id
= data
;
6156 struct drm_mode_object
*drmmode_obj
;
6157 struct intel_crtc
*crtc
;
6159 if (!drm_core_check_feature(dev
, DRIVER_MODESET
))
6162 drmmode_obj
= drm_mode_object_find(dev
, pipe_from_crtc_id
->crtc_id
,
6163 DRM_MODE_OBJECT_CRTC
);
6166 DRM_ERROR("no such CRTC id\n");
6170 crtc
= to_intel_crtc(obj_to_crtc(drmmode_obj
));
6171 pipe_from_crtc_id
->pipe
= crtc
->pipe
;
6176 static int intel_encoder_clones(struct drm_device
*dev
, int type_mask
)
6178 struct intel_encoder
*encoder
;
6182 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, base
.head
) {
6183 if (type_mask
& encoder
->clone_mask
)
6184 index_mask
|= (1 << entry
);
6191 static bool has_edp_a(struct drm_device
*dev
)
6193 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6195 if (!IS_MOBILE(dev
))
6198 if ((I915_READ(DP_A
) & DP_DETECTED
) == 0)
6202 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES
) & ILK_eDP_A_DISABLE
))
6208 static void intel_setup_outputs(struct drm_device
*dev
)
6210 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6211 struct intel_encoder
*encoder
;
6212 bool dpd_is_edp
= false;
6215 has_lvds
= intel_lvds_init(dev
);
6216 if (!has_lvds
&& !HAS_PCH_SPLIT(dev
)) {
6217 /* disable the panel fitter on everything but LVDS */
6218 I915_WRITE(PFIT_CONTROL
, 0);
6221 if (HAS_PCH_SPLIT(dev
)) {
6222 dpd_is_edp
= intel_dpd_is_edp(dev
);
6225 intel_dp_init(dev
, DP_A
);
6227 if (dpd_is_edp
&& (I915_READ(PCH_DP_D
) & DP_DETECTED
))
6228 intel_dp_init(dev
, PCH_DP_D
);
6231 intel_crt_init(dev
);
6233 if (HAS_PCH_SPLIT(dev
)) {
6236 if (I915_READ(HDMIB
) & PORT_DETECTED
) {
6237 /* PCH SDVOB multiplex with HDMIB */
6238 found
= intel_sdvo_init(dev
, PCH_SDVOB
, true);
6240 intel_hdmi_init(dev
, HDMIB
);
6241 if (!found
&& (I915_READ(PCH_DP_B
) & DP_DETECTED
))
6242 intel_dp_init(dev
, PCH_DP_B
);
6245 if (I915_READ(HDMIC
) & PORT_DETECTED
)
6246 intel_hdmi_init(dev
, HDMIC
);
6248 if (I915_READ(HDMID
) & PORT_DETECTED
)
6249 intel_hdmi_init(dev
, HDMID
);
6251 if (I915_READ(PCH_DP_C
) & DP_DETECTED
)
6252 intel_dp_init(dev
, PCH_DP_C
);
6254 if (!dpd_is_edp
&& (I915_READ(PCH_DP_D
) & DP_DETECTED
))
6255 intel_dp_init(dev
, PCH_DP_D
);
6257 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev
)) {
6260 if (I915_READ(SDVOB
) & SDVO_DETECTED
) {
6261 DRM_DEBUG_KMS("probing SDVOB\n");
6262 found
= intel_sdvo_init(dev
, SDVOB
, true);
6263 if (!found
&& SUPPORTS_INTEGRATED_HDMI(dev
)) {
6264 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
6265 intel_hdmi_init(dev
, SDVOB
);
6268 if (!found
&& SUPPORTS_INTEGRATED_DP(dev
)) {
6269 DRM_DEBUG_KMS("probing DP_B\n");
6270 intel_dp_init(dev
, DP_B
);
6274 /* Before G4X SDVOC doesn't have its own detect register */
6276 if (I915_READ(SDVOB
) & SDVO_DETECTED
) {
6277 DRM_DEBUG_KMS("probing SDVOC\n");
6278 found
= intel_sdvo_init(dev
, SDVOC
, false);
6281 if (!found
&& (I915_READ(SDVOC
) & SDVO_DETECTED
)) {
6283 if (SUPPORTS_INTEGRATED_HDMI(dev
)) {
6284 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
6285 intel_hdmi_init(dev
, SDVOC
);
6287 if (SUPPORTS_INTEGRATED_DP(dev
)) {
6288 DRM_DEBUG_KMS("probing DP_C\n");
6289 intel_dp_init(dev
, DP_C
);
6293 if (SUPPORTS_INTEGRATED_DP(dev
) &&
6294 (I915_READ(DP_D
) & DP_DETECTED
)) {
6295 DRM_DEBUG_KMS("probing DP_D\n");
6296 intel_dp_init(dev
, DP_D
);
6298 } else if (IS_GEN2(dev
))
6299 intel_dvo_init(dev
);
6301 if (SUPPORTS_TV(dev
))
6304 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, base
.head
) {
6305 encoder
->base
.possible_crtcs
= encoder
->crtc_mask
;
6306 encoder
->base
.possible_clones
=
6307 intel_encoder_clones(dev
, encoder
->clone_mask
);
6310 /* disable all the possible outputs/crtcs before entering KMS mode */
6311 drm_helper_disable_unused_functions(dev
);
6313 if (HAS_PCH_SPLIT(dev
))
6314 ironlake_init_pch_refclk(dev
);
6317 static void intel_user_framebuffer_destroy(struct drm_framebuffer
*fb
)
6319 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
6321 drm_framebuffer_cleanup(fb
);
6322 drm_gem_object_unreference_unlocked(&intel_fb
->obj
->base
);
6327 static int intel_user_framebuffer_create_handle(struct drm_framebuffer
*fb
,
6328 struct drm_file
*file
,
6329 unsigned int *handle
)
6331 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
6332 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
6334 return drm_gem_handle_create(file
, &obj
->base
, handle
);
6337 static const struct drm_framebuffer_funcs intel_fb_funcs
= {
6338 .destroy
= intel_user_framebuffer_destroy
,
6339 .create_handle
= intel_user_framebuffer_create_handle
,
6342 int intel_framebuffer_init(struct drm_device
*dev
,
6343 struct intel_framebuffer
*intel_fb
,
6344 struct drm_mode_fb_cmd2
*mode_cmd
,
6345 struct drm_i915_gem_object
*obj
)
6349 if (obj
->tiling_mode
== I915_TILING_Y
)
6352 if (mode_cmd
->pitches
[0] & 63)
6355 switch (mode_cmd
->pixel_format
) {
6356 case DRM_FORMAT_RGB332
:
6357 case DRM_FORMAT_RGB565
:
6358 case DRM_FORMAT_XRGB8888
:
6359 case DRM_FORMAT_XBGR8888
:
6360 case DRM_FORMAT_ARGB8888
:
6361 case DRM_FORMAT_XRGB2101010
:
6362 case DRM_FORMAT_ARGB2101010
:
6363 /* RGB formats are common across chipsets */
6365 case DRM_FORMAT_YUYV
:
6366 case DRM_FORMAT_UYVY
:
6367 case DRM_FORMAT_YVYU
:
6368 case DRM_FORMAT_VYUY
:
6371 DRM_DEBUG_KMS("unsupported pixel format %u\n",
6372 mode_cmd
->pixel_format
);
6376 ret
= drm_framebuffer_init(dev
, &intel_fb
->base
, &intel_fb_funcs
);
6378 DRM_ERROR("framebuffer init failed %d\n", ret
);
6382 drm_helper_mode_fill_fb_struct(&intel_fb
->base
, mode_cmd
);
6383 intel_fb
->obj
= obj
;
6387 static struct drm_framebuffer
*
6388 intel_user_framebuffer_create(struct drm_device
*dev
,
6389 struct drm_file
*filp
,
6390 struct drm_mode_fb_cmd2
*mode_cmd
)
6392 struct drm_i915_gem_object
*obj
;
6394 obj
= to_intel_bo(drm_gem_object_lookup(dev
, filp
,
6395 mode_cmd
->handles
[0]));
6396 if (&obj
->base
== NULL
)
6397 return ERR_PTR(-ENOENT
);
6399 return intel_framebuffer_create(dev
, mode_cmd
, obj
);
6402 static const struct drm_mode_config_funcs intel_mode_funcs
= {
6403 .fb_create
= intel_user_framebuffer_create
,
6404 .output_poll_changed
= intel_fb_output_poll_changed
,
6407 /* Set up chip specific display functions */
6408 static void intel_init_display(struct drm_device
*dev
)
6410 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6412 /* We always want a DPMS function */
6413 if (HAS_PCH_SPLIT(dev
)) {
6414 dev_priv
->display
.dpms
= ironlake_crtc_dpms
;
6415 dev_priv
->display
.crtc_mode_set
= ironlake_crtc_mode_set
;
6416 dev_priv
->display
.off
= ironlake_crtc_off
;
6417 dev_priv
->display
.update_plane
= ironlake_update_plane
;
6419 dev_priv
->display
.dpms
= i9xx_crtc_dpms
;
6420 dev_priv
->display
.crtc_mode_set
= i9xx_crtc_mode_set
;
6421 dev_priv
->display
.off
= i9xx_crtc_off
;
6422 dev_priv
->display
.update_plane
= i9xx_update_plane
;
6425 /* Returns the core display clock speed */
6426 if (IS_VALLEYVIEW(dev
))
6427 dev_priv
->display
.get_display_clock_speed
=
6428 valleyview_get_display_clock_speed
;
6429 else if (IS_I945G(dev
) || (IS_G33(dev
) && !IS_PINEVIEW_M(dev
)))
6430 dev_priv
->display
.get_display_clock_speed
=
6431 i945_get_display_clock_speed
;
6432 else if (IS_I915G(dev
))
6433 dev_priv
->display
.get_display_clock_speed
=
6434 i915_get_display_clock_speed
;
6435 else if (IS_I945GM(dev
) || IS_845G(dev
) || IS_PINEVIEW_M(dev
))
6436 dev_priv
->display
.get_display_clock_speed
=
6437 i9xx_misc_get_display_clock_speed
;
6438 else if (IS_I915GM(dev
))
6439 dev_priv
->display
.get_display_clock_speed
=
6440 i915gm_get_display_clock_speed
;
6441 else if (IS_I865G(dev
))
6442 dev_priv
->display
.get_display_clock_speed
=
6443 i865_get_display_clock_speed
;
6444 else if (IS_I85X(dev
))
6445 dev_priv
->display
.get_display_clock_speed
=
6446 i855_get_display_clock_speed
;
6448 dev_priv
->display
.get_display_clock_speed
=
6449 i830_get_display_clock_speed
;
6451 if (HAS_PCH_SPLIT(dev
)) {
6453 dev_priv
->display
.fdi_link_train
= ironlake_fdi_link_train
;
6454 dev_priv
->display
.write_eld
= ironlake_write_eld
;
6455 } else if (IS_GEN6(dev
)) {
6456 dev_priv
->display
.fdi_link_train
= gen6_fdi_link_train
;
6457 dev_priv
->display
.write_eld
= ironlake_write_eld
;
6458 } else if (IS_IVYBRIDGE(dev
)) {
6459 /* FIXME: detect B0+ stepping and use auto training */
6460 dev_priv
->display
.fdi_link_train
= ivb_manual_fdi_link_train
;
6461 dev_priv
->display
.write_eld
= ironlake_write_eld
;
6463 dev_priv
->display
.update_wm
= NULL
;
6464 } else if (IS_VALLEYVIEW(dev
)) {
6465 dev_priv
->display
.force_wake_get
= vlv_force_wake_get
;
6466 dev_priv
->display
.force_wake_put
= vlv_force_wake_put
;
6467 } else if (IS_G4X(dev
)) {
6468 dev_priv
->display
.write_eld
= g4x_write_eld
;
6471 /* Default just returns -ENODEV to indicate unsupported */
6472 dev_priv
->display
.queue_flip
= intel_default_queue_flip
;
6474 switch (INTEL_INFO(dev
)->gen
) {
6476 dev_priv
->display
.queue_flip
= intel_gen2_queue_flip
;
6480 dev_priv
->display
.queue_flip
= intel_gen3_queue_flip
;
6485 dev_priv
->display
.queue_flip
= intel_gen4_queue_flip
;
6489 dev_priv
->display
.queue_flip
= intel_gen6_queue_flip
;
6492 dev_priv
->display
.queue_flip
= intel_gen7_queue_flip
;
6498 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
6499 * resume, or other times. This quirk makes sure that's the case for
6502 static void quirk_pipea_force(struct drm_device
*dev
)
6504 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6506 dev_priv
->quirks
|= QUIRK_PIPEA_FORCE
;
6507 DRM_INFO("applying pipe a force quirk\n");
6511 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
6513 static void quirk_ssc_force_disable(struct drm_device
*dev
)
6515 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6516 dev_priv
->quirks
|= QUIRK_LVDS_SSC_DISABLE
;
6517 DRM_INFO("applying lvds SSC disable quirk\n");
6521 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
6524 static void quirk_invert_brightness(struct drm_device
*dev
)
6526 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6527 dev_priv
->quirks
|= QUIRK_INVERT_BRIGHTNESS
;
6528 DRM_INFO("applying inverted panel brightness quirk\n");
6531 struct intel_quirk
{
6533 int subsystem_vendor
;
6534 int subsystem_device
;
6535 void (*hook
)(struct drm_device
*dev
);
6538 static struct intel_quirk intel_quirks
[] = {
6539 /* HP Mini needs pipe A force quirk (LP: #322104) */
6540 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force
},
6542 /* Thinkpad R31 needs pipe A force quirk */
6543 { 0x3577, 0x1014, 0x0505, quirk_pipea_force
},
6544 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
6545 { 0x2592, 0x1179, 0x0001, quirk_pipea_force
},
6547 /* ThinkPad X30 needs pipe A force quirk (LP: #304614) */
6548 { 0x3577, 0x1014, 0x0513, quirk_pipea_force
},
6549 /* ThinkPad X40 needs pipe A force quirk */
6551 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
6552 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force
},
6554 /* 855 & before need to leave pipe A & dpll A up */
6555 { 0x3582, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
6556 { 0x2562, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
6558 /* Lenovo U160 cannot use SSC on LVDS */
6559 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable
},
6561 /* Sony Vaio Y cannot use SSC on LVDS */
6562 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable
},
6564 /* Acer Aspire 5734Z must invert backlight brightness */
6565 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness
},
6568 static void intel_init_quirks(struct drm_device
*dev
)
6570 struct pci_dev
*d
= dev
->pdev
;
6573 for (i
= 0; i
< ARRAY_SIZE(intel_quirks
); i
++) {
6574 struct intel_quirk
*q
= &intel_quirks
[i
];
6576 if (d
->device
== q
->device
&&
6577 (d
->subsystem_vendor
== q
->subsystem_vendor
||
6578 q
->subsystem_vendor
== PCI_ANY_ID
) &&
6579 (d
->subsystem_device
== q
->subsystem_device
||
6580 q
->subsystem_device
== PCI_ANY_ID
))
6585 /* Disable the VGA plane that we never use */
6586 static void i915_disable_vga(struct drm_device
*dev
)
6588 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6592 if (HAS_PCH_SPLIT(dev
))
6593 vga_reg
= CPU_VGACNTRL
;
6597 vga_get_uninterruptible(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
6598 outb(SR01
, VGA_SR_INDEX
);
6599 sr1
= inb(VGA_SR_DATA
);
6600 outb(sr1
| 1<<5, VGA_SR_DATA
);
6601 vga_put(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
6604 I915_WRITE(vga_reg
, VGA_DISP_DISABLE
);
6605 POSTING_READ(vga_reg
);
6608 static void ivb_pch_pwm_override(struct drm_device
*dev
)
6610 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6613 * IVB has CPU eDP backlight regs too, set things up to let the
6614 * PCH regs control the backlight
6616 I915_WRITE(BLC_PWM_CPU_CTL2
, PWM_ENABLE
);
6617 I915_WRITE(BLC_PWM_CPU_CTL
, 0);
6618 I915_WRITE(BLC_PWM_PCH_CTL1
, PWM_ENABLE
| (1<<30));
6621 void intel_modeset_init_hw(struct drm_device
*dev
)
6623 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6625 intel_init_clock_gating(dev
);
6627 if (IS_IRONLAKE_M(dev
)) {
6628 ironlake_enable_drps(dev
);
6629 intel_init_emon(dev
);
6632 if ((IS_GEN6(dev
) || IS_GEN7(dev
)) && !IS_VALLEYVIEW(dev
)) {
6633 gen6_enable_rps(dev_priv
);
6634 gen6_update_ring_freq(dev_priv
);
6637 if (IS_IVYBRIDGE(dev
))
6638 ivb_pch_pwm_override(dev
);
6641 void intel_modeset_init(struct drm_device
*dev
)
6643 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6646 drm_mode_config_init(dev
);
6648 dev
->mode_config
.min_width
= 0;
6649 dev
->mode_config
.min_height
= 0;
6651 dev
->mode_config
.preferred_depth
= 24;
6652 dev
->mode_config
.prefer_shadow
= 1;
6654 dev
->mode_config
.funcs
= (void *)&intel_mode_funcs
;
6656 intel_init_quirks(dev
);
6660 intel_init_display(dev
);
6663 dev
->mode_config
.max_width
= 2048;
6664 dev
->mode_config
.max_height
= 2048;
6665 } else if (IS_GEN3(dev
)) {
6666 dev
->mode_config
.max_width
= 4096;
6667 dev
->mode_config
.max_height
= 4096;
6669 dev
->mode_config
.max_width
= 8192;
6670 dev
->mode_config
.max_height
= 8192;
6672 dev
->mode_config
.fb_base
= dev
->agp
->base
;
6674 DRM_DEBUG_KMS("%d display pipe%s available.\n",
6675 dev_priv
->num_pipe
, dev_priv
->num_pipe
> 1 ? "s" : "");
6677 for (i
= 0; i
< dev_priv
->num_pipe
; i
++) {
6678 intel_crtc_init(dev
, i
);
6679 ret
= intel_plane_init(dev
, i
);
6681 DRM_DEBUG_KMS("plane %d init failed: %d\n", i
, ret
);
6684 intel_pch_pll_init(dev
);
6686 /* Just disable it once at startup */
6687 i915_disable_vga(dev
);
6688 intel_setup_outputs(dev
);
6690 intel_modeset_init_hw(dev
);
6692 INIT_WORK(&dev_priv
->idle_work
, intel_idle_update
);
6693 setup_timer(&dev_priv
->idle_timer
, intel_gpu_idle_timer
,
6694 (unsigned long)dev
);
6697 void intel_modeset_gem_init(struct drm_device
*dev
)
6699 if (IS_IRONLAKE_M(dev
))
6700 ironlake_enable_rc6(dev
);
6702 intel_setup_overlay(dev
);
6705 void intel_modeset_cleanup(struct drm_device
*dev
)
6707 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6708 struct drm_crtc
*crtc
;
6709 struct intel_crtc
*intel_crtc
;
6711 drm_kms_helper_poll_fini(dev
);
6712 mutex_lock(&dev
->struct_mutex
);
6714 intel_unregister_dsm_handler();
6717 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
6718 /* Skip inactive CRTCs */
6722 intel_crtc
= to_intel_crtc(crtc
);
6723 intel_increase_pllclock(crtc
);
6726 intel_disable_fbc(dev
);
6728 if (IS_IRONLAKE_M(dev
))
6729 ironlake_disable_drps(dev
);
6730 if ((IS_GEN6(dev
) || IS_GEN7(dev
)) && !IS_VALLEYVIEW(dev
))
6731 gen6_disable_rps(dev
);
6733 if (IS_IRONLAKE_M(dev
))
6734 ironlake_disable_rc6(dev
);
6736 if (IS_VALLEYVIEW(dev
))
6739 mutex_unlock(&dev
->struct_mutex
);
6741 /* Disable the irq before mode object teardown, for the irq might
6742 * enqueue unpin/hotplug work. */
6743 drm_irq_uninstall(dev
);
6744 cancel_work_sync(&dev_priv
->hotplug_work
);
6745 cancel_work_sync(&dev_priv
->rps_work
);
6747 /* flush any delayed tasks or pending work */
6748 flush_scheduled_work();
6750 /* Shut off idle work before the crtcs get freed. */
6751 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
6752 intel_crtc
= to_intel_crtc(crtc
);
6753 del_timer_sync(&intel_crtc
->idle_timer
);
6755 del_timer_sync(&dev_priv
->idle_timer
);
6756 cancel_work_sync(&dev_priv
->idle_work
);
6758 drm_mode_config_cleanup(dev
);
6762 * Return which encoder is currently attached for connector.
6764 struct drm_encoder
*intel_best_encoder(struct drm_connector
*connector
)
6766 return &intel_attached_encoder(connector
)->base
;
6769 void intel_connector_attach_encoder(struct intel_connector
*connector
,
6770 struct intel_encoder
*encoder
)
6772 connector
->encoder
= encoder
;
6773 drm_mode_connector_attach_encoder(&connector
->base
,
6778 * set vga decode state - true == enable VGA decode
6780 int intel_modeset_vga_set_state(struct drm_device
*dev
, bool state
)
6782 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6785 pci_read_config_word(dev_priv
->bridge_dev
, INTEL_GMCH_CTRL
, &gmch_ctrl
);
6787 gmch_ctrl
&= ~INTEL_GMCH_VGA_DISABLE
;
6789 gmch_ctrl
|= INTEL_GMCH_VGA_DISABLE
;
6790 pci_write_config_word(dev_priv
->bridge_dev
, INTEL_GMCH_CTRL
, gmch_ctrl
);
6794 #ifdef CONFIG_DEBUG_FS
6795 #include <linux/seq_file.h>
6797 struct intel_display_error_state
{
6798 struct intel_cursor_error_state
{
6805 struct intel_pipe_error_state
{
6817 struct intel_plane_error_state
{
6828 struct intel_display_error_state
*
6829 intel_display_capture_error_state(struct drm_device
*dev
)
6831 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6832 struct intel_display_error_state
*error
;
6835 error
= kmalloc(sizeof(*error
), GFP_ATOMIC
);
6839 for (i
= 0; i
< 2; i
++) {
6840 error
->cursor
[i
].control
= I915_READ(CURCNTR(i
));
6841 error
->cursor
[i
].position
= I915_READ(CURPOS(i
));
6842 error
->cursor
[i
].base
= I915_READ(CURBASE(i
));
6844 error
->plane
[i
].control
= I915_READ(DSPCNTR(i
));
6845 error
->plane
[i
].stride
= I915_READ(DSPSTRIDE(i
));
6846 error
->plane
[i
].size
= I915_READ(DSPSIZE(i
));
6847 error
->plane
[i
].pos
= I915_READ(DSPPOS(i
));
6848 error
->plane
[i
].addr
= I915_READ(DSPADDR(i
));
6849 if (INTEL_INFO(dev
)->gen
>= 4) {
6850 error
->plane
[i
].surface
= I915_READ(DSPSURF(i
));
6851 error
->plane
[i
].tile_offset
= I915_READ(DSPTILEOFF(i
));
6854 error
->pipe
[i
].conf
= I915_READ(PIPECONF(i
));
6855 error
->pipe
[i
].source
= I915_READ(PIPESRC(i
));
6856 error
->pipe
[i
].htotal
= I915_READ(HTOTAL(i
));
6857 error
->pipe
[i
].hblank
= I915_READ(HBLANK(i
));
6858 error
->pipe
[i
].hsync
= I915_READ(HSYNC(i
));
6859 error
->pipe
[i
].vtotal
= I915_READ(VTOTAL(i
));
6860 error
->pipe
[i
].vblank
= I915_READ(VBLANK(i
));
6861 error
->pipe
[i
].vsync
= I915_READ(VSYNC(i
));
6868 intel_display_print_error_state(struct seq_file
*m
,
6869 struct drm_device
*dev
,
6870 struct intel_display_error_state
*error
)
6874 for (i
= 0; i
< 2; i
++) {
6875 seq_printf(m
, "Pipe [%d]:\n", i
);
6876 seq_printf(m
, " CONF: %08x\n", error
->pipe
[i
].conf
);
6877 seq_printf(m
, " SRC: %08x\n", error
->pipe
[i
].source
);
6878 seq_printf(m
, " HTOTAL: %08x\n", error
->pipe
[i
].htotal
);
6879 seq_printf(m
, " HBLANK: %08x\n", error
->pipe
[i
].hblank
);
6880 seq_printf(m
, " HSYNC: %08x\n", error
->pipe
[i
].hsync
);
6881 seq_printf(m
, " VTOTAL: %08x\n", error
->pipe
[i
].vtotal
);
6882 seq_printf(m
, " VBLANK: %08x\n", error
->pipe
[i
].vblank
);
6883 seq_printf(m
, " VSYNC: %08x\n", error
->pipe
[i
].vsync
);
6885 seq_printf(m
, "Plane [%d]:\n", i
);
6886 seq_printf(m
, " CNTR: %08x\n", error
->plane
[i
].control
);
6887 seq_printf(m
, " STRIDE: %08x\n", error
->plane
[i
].stride
);
6888 seq_printf(m
, " SIZE: %08x\n", error
->plane
[i
].size
);
6889 seq_printf(m
, " POS: %08x\n", error
->plane
[i
].pos
);
6890 seq_printf(m
, " ADDR: %08x\n", error
->plane
[i
].addr
);
6891 if (INTEL_INFO(dev
)->gen
>= 4) {
6892 seq_printf(m
, " SURF: %08x\n", error
->plane
[i
].surface
);
6893 seq_printf(m
, " TILEOFF: %08x\n", error
->plane
[i
].tile_offset
);
6896 seq_printf(m
, "Cursor [%d]:\n", i
);
6897 seq_printf(m
, " CNTR: %08x\n", error
->cursor
[i
].control
);
6898 seq_printf(m
, " POS: %08x\n", error
->cursor
[i
].position
);
6899 seq_printf(m
, " BASE: %08x\n", error
->cursor
[i
].base
);