?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
drm/nouveau: move dereferences after null checks
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / gpu / drm / nouveau / nv50_crtc.c
blobd1a651e3400cf5273e79dd210486fb96c8e79664
1 /*
2 * Copyright (C) 2008 Maarten Maathuis.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining
6 * a copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sublicense, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the
14 * next paragraph) shall be included in all copies or substantial
15 * portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
21 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
22 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24 *
25 */
26
27 #include "drmP.h"
28 #include "drm_mode.h"
29 #include "drm_crtc_helper.h"
30
31 #define NOUVEAU_DMA_DEBUG (nouveau_reg_debug & NOUVEAU_REG_DEBUG_EVO)
32 #include "nouveau_reg.h"
33 #include "nouveau_drv.h"
34 #include "nouveau_hw.h"
35 #include "nouveau_encoder.h"
36 #include "nouveau_crtc.h"
37 #include "nouveau_fb.h"
38 #include "nouveau_connector.h"
39 #include "nv50_display.h"
40
41 static void
42 nv50_crtc_lut_load(struct drm_crtc *crtc)
43 {
44 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
45 void __iomem *lut = nvbo_kmap_obj_iovirtual(nv_crtc->lut.nvbo);
46 int i;
47
48 NV_DEBUG_KMS(crtc->dev, "\n");
49
50 for (i = 0; i < 256; i++) {
51 writew(nv_crtc->lut.r[i] >> 2, lut + 8*i + 0);
52 writew(nv_crtc->lut.g[i] >> 2, lut + 8*i + 2);
53 writew(nv_crtc->lut.b[i] >> 2, lut + 8*i + 4);
54 }
55
56 if (nv_crtc->lut.depth == 30) {
57 writew(nv_crtc->lut.r[i - 1] >> 2, lut + 8*i + 0);
58 writew(nv_crtc->lut.g[i - 1] >> 2, lut + 8*i + 2);
59 writew(nv_crtc->lut.b[i - 1] >> 2, lut + 8*i + 4);
60 }
61 }
62
63 int
64 nv50_crtc_blank(struct nouveau_crtc *nv_crtc, bool blanked)
65 {
66 struct drm_device *dev = nv_crtc->base.dev;
67 struct drm_nouveau_private *dev_priv = dev->dev_private;
68 struct nouveau_channel *evo = dev_priv->evo;
69 int index = nv_crtc->index, ret;
70
71 NV_DEBUG_KMS(dev, "index %d\n", nv_crtc->index);
72 NV_DEBUG_KMS(dev, "%s\n", blanked ? "blanked" : "unblanked");
73
74 if (blanked) {
75 nv_crtc->cursor.hide(nv_crtc, false);
76
77 ret = RING_SPACE(evo, dev_priv->chipset != 0x50 ? 7 : 5);
78 if (ret) {
79 NV_ERROR(dev, "no space while blanking crtc\n");
80 return ret;
81 }
82 BEGIN_RING(evo, 0, NV50_EVO_CRTC(index, CLUT_MODE), 2);
83 OUT_RING(evo, NV50_EVO_CRTC_CLUT_MODE_BLANK);
84 OUT_RING(evo, 0);
85 if (dev_priv->chipset != 0x50) {
86 BEGIN_RING(evo, 0, NV84_EVO_CRTC(index, CLUT_DMA), 1);
87 OUT_RING(evo, NV84_EVO_CRTC_CLUT_DMA_HANDLE_NONE);
88 }
89
90 BEGIN_RING(evo, 0, NV50_EVO_CRTC(index, FB_DMA), 1);
91 OUT_RING(evo, NV50_EVO_CRTC_FB_DMA_HANDLE_NONE);
92 } else {
93 if (nv_crtc->cursor.visible)
94 nv_crtc->cursor.show(nv_crtc, false);
95 else
96 nv_crtc->cursor.hide(nv_crtc, false);
97
98 ret = RING_SPACE(evo, dev_priv->chipset != 0x50 ? 10 : 8);
99 if (ret) {
100 NV_ERROR(dev, "no space while unblanking crtc\n");
101 return ret;
102 }
103 BEGIN_RING(evo, 0, NV50_EVO_CRTC(index, CLUT_MODE), 2);
104 OUT_RING(evo, nv_crtc->lut.depth == 8 ?
105 NV50_EVO_CRTC_CLUT_MODE_OFF :
106 NV50_EVO_CRTC_CLUT_MODE_ON);
107 OUT_RING(evo, (nv_crtc->lut.nvbo->bo.mem.mm_node->start <<
108 PAGE_SHIFT) >> 8);
109 if (dev_priv->chipset != 0x50) {
110 BEGIN_RING(evo, 0, NV84_EVO_CRTC(index, CLUT_DMA), 1);
111 OUT_RING(evo, NvEvoVRAM);
112 }
113
114 BEGIN_RING(evo, 0, NV50_EVO_CRTC(index, FB_OFFSET), 2);
115 OUT_RING(evo, nv_crtc->fb.offset >> 8);
116 OUT_RING(evo, 0);
117 BEGIN_RING(evo, 0, NV50_EVO_CRTC(index, FB_DMA), 1);
118 if (dev_priv->chipset != 0x50)
119 if (nv_crtc->fb.tile_flags == 0x7a00)
120 OUT_RING(evo, NvEvoFB32);
121 else
122 if (nv_crtc->fb.tile_flags == 0x7000)
123 OUT_RING(evo, NvEvoFB16);
124 else
125 OUT_RING(evo, NvEvoVRAM);
126 else
127 OUT_RING(evo, NvEvoVRAM);
128 }
129
130 nv_crtc->fb.blanked = blanked;
131 return 0;
132 }
133
134 static int
135 nv50_crtc_set_dither(struct nouveau_crtc *nv_crtc, bool on, bool update)
136 {
137 struct drm_device *dev = nv_crtc->base.dev;
138 struct drm_nouveau_private *dev_priv = dev->dev_private;
139 struct nouveau_channel *evo = dev_priv->evo;
140 int ret;
141
142 NV_DEBUG_KMS(dev, "\n");
143
144 ret = RING_SPACE(evo, 2 + (update ? 2 : 0));
145 if (ret) {
146 NV_ERROR(dev, "no space while setting dither\n");
147 return ret;
148 }
149
150 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, DITHER_CTRL), 1);
151 if (on)
152 OUT_RING(evo, NV50_EVO_CRTC_DITHER_CTRL_ON);
153 else
154 OUT_RING(evo, NV50_EVO_CRTC_DITHER_CTRL_OFF);
155
156 if (update) {
157 BEGIN_RING(evo, 0, NV50_EVO_UPDATE, 1);
158 OUT_RING(evo, 0);
159 FIRE_RING(evo);
160 }
161
162 return 0;
163 }
164
165 struct nouveau_connector *
166 nouveau_crtc_connector_get(struct nouveau_crtc *nv_crtc)
167 {
168 struct drm_device *dev = nv_crtc->base.dev;
169 struct drm_connector *connector;
170 struct drm_crtc *crtc = to_drm_crtc(nv_crtc);
171
172 /* The safest approach is to find an encoder with the right crtc, that
173 * is also linked to a connector. */
174 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
175 if (connector->encoder)
176 if (connector->encoder->crtc == crtc)
177 return nouveau_connector(connector);
178 }
179
180 return NULL;
181 }
182
183 static int
184 nv50_crtc_set_scale(struct nouveau_crtc *nv_crtc, int scaling_mode, bool update)
185 {
186 struct nouveau_connector *nv_connector =
187 nouveau_crtc_connector_get(nv_crtc);
188 struct drm_device *dev = nv_crtc->base.dev;
189 struct drm_nouveau_private *dev_priv = dev->dev_private;
190 struct nouveau_channel *evo = dev_priv->evo;
191 struct drm_display_mode *native_mode = NULL;
192 struct drm_display_mode *mode = &nv_crtc->base.mode;
193 uint32_t outX, outY, horiz, vert;
194 int ret;
195
196 NV_DEBUG_KMS(dev, "\n");
197
198 switch (scaling_mode) {
199 case DRM_MODE_SCALE_NONE:
200 break;
201 default:
202 if (!nv_connector || !nv_connector->native_mode) {
203 NV_ERROR(dev, "No native mode, forcing panel scaling\n");
204 scaling_mode = DRM_MODE_SCALE_NONE;
205 } else {
206 native_mode = nv_connector->native_mode;
207 }
208 break;
209 }
210
211 switch (scaling_mode) {
212 case DRM_MODE_SCALE_ASPECT:
213 horiz = (native_mode->hdisplay << 19) / mode->hdisplay;
214 vert = (native_mode->vdisplay << 19) / mode->vdisplay;
215
216 if (vert > horiz) {
217 outX = (mode->hdisplay * horiz) >> 19;
218 outY = (mode->vdisplay * horiz) >> 19;
219 } else {
220 outX = (mode->hdisplay * vert) >> 19;
221 outY = (mode->vdisplay * vert) >> 19;
222 }
223 break;
224 case DRM_MODE_SCALE_FULLSCREEN:
225 outX = native_mode->hdisplay;
226 outY = native_mode->vdisplay;
227 break;
228 case DRM_MODE_SCALE_CENTER:
229 case DRM_MODE_SCALE_NONE:
230 default:
231 outX = mode->hdisplay;
232 outY = mode->vdisplay;
233 break;
234 }
235
236 ret = RING_SPACE(evo, update ? 7 : 5);
237 if (ret)
238 return ret;
239
240 /* Got a better name for SCALER_ACTIVE? */
241 /* One day i've got to really figure out why this is needed. */
242 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, SCALE_CTRL), 1);
243 if ((mode->flags & DRM_MODE_FLAG_DBLSCAN) ||
244 (mode->flags & DRM_MODE_FLAG_INTERLACE) ||
245 mode->hdisplay != outX || mode->vdisplay != outY) {
246 OUT_RING(evo, NV50_EVO_CRTC_SCALE_CTRL_ACTIVE);
247 } else {
248 OUT_RING(evo, NV50_EVO_CRTC_SCALE_CTRL_INACTIVE);
249 }
250
251 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, SCALE_RES1), 2);
252 OUT_RING(evo, outY << 16 | outX);
253 OUT_RING(evo, outY << 16 | outX);
254
255 if (update) {
256 BEGIN_RING(evo, 0, NV50_EVO_UPDATE, 1);
257 OUT_RING(evo, 0);
258 FIRE_RING(evo);
259 }
260
261 return 0;
262 }
263
264 int
265 nv50_crtc_set_clock(struct drm_device *dev, int head, int pclk)
266 {
267 uint32_t pll_reg = NV50_PDISPLAY_CRTC_CLK_CTRL1(head);
268 struct nouveau_pll_vals pll;
269 struct pll_lims limits;
270 uint32_t reg1, reg2;
271 int ret;
272
273 ret = get_pll_limits(dev, pll_reg, &limits);
274 if (ret)
275 return ret;
276
277 ret = nouveau_calc_pll_mnp(dev, &limits, pclk, &pll);
278 if (ret <= 0)
279 return ret;
280
281 if (limits.vco2.maxfreq) {
282 reg1 = nv_rd32(dev, pll_reg + 4) & 0xff00ff00;
283 reg2 = nv_rd32(dev, pll_reg + 8) & 0x8000ff00;
284 nv_wr32(dev, pll_reg, 0x10000611);
285 nv_wr32(dev, pll_reg + 4, reg1 | (pll.M1 << 16) | pll.N1);
286 nv_wr32(dev, pll_reg + 8,
287 reg2 | (pll.log2P << 28) | (pll.M2 << 16) | pll.N2);
288 } else {
289 reg1 = nv_rd32(dev, pll_reg + 4) & 0xffc00000;
290 nv_wr32(dev, pll_reg, 0x50000610);
291 nv_wr32(dev, pll_reg + 4, reg1 |
292 (pll.log2P << 16) | (pll.M1 << 8) | pll.N1);
293 }
294
295 return 0;
296 }
297
298 static void
299 nv50_crtc_destroy(struct drm_crtc *crtc)
300 {
301 struct drm_device *dev;
302 struct nouveau_crtc *nv_crtc;
303
304 if (!crtc)
305 return;
306
307 dev = crtc->dev;
308 nv_crtc = nouveau_crtc(crtc);
309
310 NV_DEBUG_KMS(dev, "\n");
311
312 drm_crtc_cleanup(&nv_crtc->base);
313
314 nv50_cursor_fini(nv_crtc);
315
316 nouveau_bo_ref(NULL, &nv_crtc->lut.nvbo);
317 nouveau_bo_ref(NULL, &nv_crtc->cursor.nvbo);
318 kfree(nv_crtc->mode);
319 kfree(nv_crtc);
320 }
321
322 int
323 nv50_crtc_cursor_set(struct drm_crtc *crtc, struct drm_file *file_priv,
324 uint32_t buffer_handle, uint32_t width, uint32_t height)
325 {
326 struct drm_device *dev = crtc->dev;
327 struct drm_nouveau_private *dev_priv = dev->dev_private;
328 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
329 struct nouveau_bo *cursor = NULL;
330 struct drm_gem_object *gem;
331 int ret = 0, i;
332
333 if (width != 64 || height != 64)
334 return -EINVAL;
335
336 if (!buffer_handle) {
337 nv_crtc->cursor.hide(nv_crtc, true);
338 return 0;
339 }
340
341 gem = drm_gem_object_lookup(dev, file_priv, buffer_handle);
342 if (!gem)
343 return -EINVAL;
344 cursor = nouveau_gem_object(gem);
345
346 ret = nouveau_bo_map(cursor);
347 if (ret)
348 goto out;
349
350 /* The simple will do for now. */
351 for (i = 0; i < 64 * 64; i++)
352 nouveau_bo_wr32(nv_crtc->cursor.nvbo, i, nouveau_bo_rd32(cursor, i));
353
354 nouveau_bo_unmap(cursor);
355
356 nv_crtc->cursor.set_offset(nv_crtc, nv_crtc->cursor.nvbo->bo.offset -
357 dev_priv->vm_vram_base);
358 nv_crtc->cursor.show(nv_crtc, true);
359
360 out:
361 mutex_lock(&dev->struct_mutex);
362 drm_gem_object_unreference(gem);
363 mutex_unlock(&dev->struct_mutex);
364 return ret;
365 }
366
367 int
368 nv50_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
369 {
370 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
371
372 nv_crtc->cursor.set_pos(nv_crtc, x, y);
373 return 0;
374 }
375
376 static void
377 nv50_crtc_gamma_set(struct drm_crtc *crtc, u16 *r, u16 *g, u16 *b,
378 uint32_t size)
379 {
380 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
381 int i;
382
383 if (size != 256)
384 return;
385
386 for (i = 0; i < 256; i++) {
387 nv_crtc->lut.r[i] = r[i];
388 nv_crtc->lut.g[i] = g[i];
389 nv_crtc->lut.b[i] = b[i];
390 }
391
392 /* We need to know the depth before we upload, but it's possible to
393 * get called before a framebuffer is bound. If this is the case,
394 * mark the lut values as dirty by setting depth==0, and it'll be
395 * uploaded on the first mode_set_base()
396 */
397 if (!nv_crtc->base.fb) {
398 nv_crtc->lut.depth = 0;
399 return;
400 }
401
402 nv50_crtc_lut_load(crtc);
403 }
404
405 static void
406 nv50_crtc_save(struct drm_crtc *crtc)
407 {
408 NV_ERROR(crtc->dev, "!!\n");
409 }
410
411 static void
412 nv50_crtc_restore(struct drm_crtc *crtc)
413 {
414 NV_ERROR(crtc->dev, "!!\n");
415 }
416
417 static const struct drm_crtc_funcs nv50_crtc_funcs = {
418 .save = nv50_crtc_save,
419 .restore = nv50_crtc_restore,
420 .cursor_set = nv50_crtc_cursor_set,
421 .cursor_move = nv50_crtc_cursor_move,
422 .gamma_set = nv50_crtc_gamma_set,
423 .set_config = drm_crtc_helper_set_config,
424 .destroy = nv50_crtc_destroy,
425 };
426
427 static void
428 nv50_crtc_dpms(struct drm_crtc *crtc, int mode)
429 {
430 }
431
432 static void
433 nv50_crtc_prepare(struct drm_crtc *crtc)
434 {
435 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
436 struct drm_device *dev = crtc->dev;
437 struct drm_encoder *encoder;
438 uint32_t dac = 0, sor = 0;
439
440 NV_DEBUG_KMS(dev, "index %d\n", nv_crtc->index);
441
442 /* Disconnect all unused encoders. */
443 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
444 struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
445
446 if (!drm_helper_encoder_in_use(encoder))
447 continue;
448
449 if (nv_encoder->dcb->type == OUTPUT_ANALOG ||
450 nv_encoder->dcb->type == OUTPUT_TV)
451 dac |= (1 << nv_encoder->or);
452 else
453 sor |= (1 << nv_encoder->or);
454 }
455
456 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
457 struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
458
459 if (nv_encoder->dcb->type == OUTPUT_ANALOG ||
460 nv_encoder->dcb->type == OUTPUT_TV) {
461 if (dac & (1 << nv_encoder->or))
462 continue;
463 } else {
464 if (sor & (1 << nv_encoder->or))
465 continue;
466 }
467
468 nv_encoder->disconnect(nv_encoder);
469 }
470
471 nv50_crtc_blank(nv_crtc, true);
472 }
473
474 static void
475 nv50_crtc_commit(struct drm_crtc *crtc)
476 {
477 struct drm_crtc *crtc2;
478 struct drm_device *dev = crtc->dev;
479 struct drm_nouveau_private *dev_priv = dev->dev_private;
480 struct nouveau_channel *evo = dev_priv->evo;
481 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
482 int ret;
483
484 NV_DEBUG_KMS(dev, "index %d\n", nv_crtc->index);
485
486 nv50_crtc_blank(nv_crtc, false);
487
488 /* Explicitly blank all unused crtc's. */
489 list_for_each_entry(crtc2, &dev->mode_config.crtc_list, head) {
490 if (!drm_helper_crtc_in_use(crtc2))
491 nv50_crtc_blank(nouveau_crtc(crtc2), true);
492 }
493
494 ret = RING_SPACE(evo, 2);
495 if (ret) {
496 NV_ERROR(dev, "no space while committing crtc\n");
497 return;
498 }
499 BEGIN_RING(evo, 0, NV50_EVO_UPDATE, 1);
500 OUT_RING(evo, 0);
501 FIRE_RING(evo);
502 }
503
504 static bool
505 nv50_crtc_mode_fixup(struct drm_crtc *crtc, struct drm_display_mode *mode,
506 struct drm_display_mode *adjusted_mode)
507 {
508 return true;
509 }
510
511 static int
512 nv50_crtc_do_mode_set_base(struct drm_crtc *crtc, int x, int y,
513 struct drm_framebuffer *old_fb, bool update)
514 {
515 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
516 struct drm_device *dev = nv_crtc->base.dev;
517 struct drm_nouveau_private *dev_priv = dev->dev_private;
518 struct nouveau_channel *evo = dev_priv->evo;
519 struct drm_framebuffer *drm_fb = nv_crtc->base.fb;
520 struct nouveau_framebuffer *fb = nouveau_framebuffer(drm_fb);
521 int ret, format;
522
523 NV_DEBUG_KMS(dev, "index %d\n", nv_crtc->index);
524
525 switch (drm_fb->depth) {
526 case 8:
527 format = NV50_EVO_CRTC_FB_DEPTH_8;
528 break;
529 case 15:
530 format = NV50_EVO_CRTC_FB_DEPTH_15;
531 break;
532 case 16:
533 format = NV50_EVO_CRTC_FB_DEPTH_16;
534 break;
535 case 24:
536 case 32:
537 format = NV50_EVO_CRTC_FB_DEPTH_24;
538 break;
539 case 30:
540 format = NV50_EVO_CRTC_FB_DEPTH_30;
541 break;
542 default:
543 NV_ERROR(dev, "unknown depth %d\n", drm_fb->depth);
544 return -EINVAL;
545 }
546
547 ret = nouveau_bo_pin(fb->nvbo, TTM_PL_FLAG_VRAM);
548 if (ret)
549 return ret;
550
551 if (old_fb) {
552 struct nouveau_framebuffer *ofb = nouveau_framebuffer(old_fb);
553 nouveau_bo_unpin(ofb->nvbo);
554 }
555
556 nv_crtc->fb.offset = fb->nvbo->bo.offset - dev_priv->vm_vram_base;
557 nv_crtc->fb.tile_flags = fb->nvbo->tile_flags;
558 nv_crtc->fb.cpp = drm_fb->bits_per_pixel / 8;
559 if (!nv_crtc->fb.blanked && dev_priv->chipset != 0x50) {
560 ret = RING_SPACE(evo, 2);
561 if (ret)
562 return ret;
563
564 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, FB_DMA), 1);
565 if (nv_crtc->fb.tile_flags == 0x7a00)
566 OUT_RING(evo, NvEvoFB32);
567 else
568 if (nv_crtc->fb.tile_flags == 0x7000)
569 OUT_RING(evo, NvEvoFB16);
570 else
571 OUT_RING(evo, NvEvoVRAM);
572 }
573
574 ret = RING_SPACE(evo, 12);
575 if (ret)
576 return ret;
577
578 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, FB_OFFSET), 5);
579 OUT_RING(evo, nv_crtc->fb.offset >> 8);
580 OUT_RING(evo, 0);
581 OUT_RING(evo, (drm_fb->height << 16) | drm_fb->width);
582 if (!nv_crtc->fb.tile_flags) {
583 OUT_RING(evo, drm_fb->pitch | (1 << 20));
584 } else {
585 OUT_RING(evo, ((drm_fb->pitch / 4) << 4) |
586 fb->nvbo->tile_mode);
587 }
588 if (dev_priv->chipset == 0x50)
589 OUT_RING(evo, (fb->nvbo->tile_flags << 8) | format);
590 else
591 OUT_RING(evo, format);
592
593 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, CLUT_MODE), 1);
594 OUT_RING(evo, fb->base.depth == 8 ?
595 NV50_EVO_CRTC_CLUT_MODE_OFF : NV50_EVO_CRTC_CLUT_MODE_ON);
596
597 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, COLOR_CTRL), 1);
598 OUT_RING(evo, NV50_EVO_CRTC_COLOR_CTRL_COLOR);
599 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, FB_POS), 1);
600 OUT_RING(evo, (y << 16) | x);
601
602 if (nv_crtc->lut.depth != fb->base.depth) {
603 nv_crtc->lut.depth = fb->base.depth;
604 nv50_crtc_lut_load(crtc);
605 }
606
607 if (update) {
608 ret = RING_SPACE(evo, 2);
609 if (ret)
610 return ret;
611 BEGIN_RING(evo, 0, NV50_EVO_UPDATE, 1);
612 OUT_RING(evo, 0);
613 FIRE_RING(evo);
614 }
615
616 return 0;
617 }
618
619 static int
620 nv50_crtc_mode_set(struct drm_crtc *crtc, struct drm_display_mode *mode,
621 struct drm_display_mode *adjusted_mode, int x, int y,
622 struct drm_framebuffer *old_fb)
623 {
624 struct drm_device *dev = crtc->dev;
625 struct drm_nouveau_private *dev_priv = dev->dev_private;
626 struct nouveau_channel *evo = dev_priv->evo;
627 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
628 struct nouveau_connector *nv_connector = NULL;
629 uint32_t hsync_dur, vsync_dur, hsync_start_to_end, vsync_start_to_end;
630 uint32_t hunk1, vunk1, vunk2a, vunk2b;
631 int ret;
632
633 /* Find the connector attached to this CRTC */
634 nv_connector = nouveau_crtc_connector_get(nv_crtc);
635
636 *nv_crtc->mode = *adjusted_mode;
637
638 NV_DEBUG_KMS(dev, "index %d\n", nv_crtc->index);
639
640 hsync_dur = adjusted_mode->hsync_end - adjusted_mode->hsync_start;
641 vsync_dur = adjusted_mode->vsync_end - adjusted_mode->vsync_start;
642 hsync_start_to_end = adjusted_mode->htotal - adjusted_mode->hsync_start;
643 vsync_start_to_end = adjusted_mode->vtotal - adjusted_mode->vsync_start;
644 /* I can't give this a proper name, anyone else can? */
645 hunk1 = adjusted_mode->htotal -
646 adjusted_mode->hsync_start + adjusted_mode->hdisplay;
647 vunk1 = adjusted_mode->vtotal -
648 adjusted_mode->vsync_start + adjusted_mode->vdisplay;
649 /* Another strange value, this time only for interlaced adjusted_modes. */
650 vunk2a = 2 * adjusted_mode->vtotal -
651 adjusted_mode->vsync_start + adjusted_mode->vdisplay;
652 vunk2b = adjusted_mode->vtotal -
653 adjusted_mode->vsync_start + adjusted_mode->vtotal;
654
655 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
656 vsync_dur /= 2;
657 vsync_start_to_end /= 2;
658 vunk1 /= 2;
659 vunk2a /= 2;
660 vunk2b /= 2;
661 /* magic */
662 if (adjusted_mode->flags & DRM_MODE_FLAG_DBLSCAN) {
663 vsync_start_to_end -= 1;
664 vunk1 -= 1;
665 vunk2a -= 1;
666 vunk2b -= 1;
667 }
668 }
669
670 ret = RING_SPACE(evo, 17);
671 if (ret)
672 return ret;
673
674 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, CLOCK), 2);
675 OUT_RING(evo, adjusted_mode->clock | 0x800000);
676 OUT_RING(evo, (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) ? 2 : 0);
677
678 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, DISPLAY_START), 5);
679 OUT_RING(evo, 0);
680 OUT_RING(evo, (adjusted_mode->vtotal << 16) | adjusted_mode->htotal);
681 OUT_RING(evo, (vsync_dur - 1) << 16 | (hsync_dur - 1));
682 OUT_RING(evo, (vsync_start_to_end - 1) << 16 |
683 (hsync_start_to_end - 1));
684 OUT_RING(evo, (vunk1 - 1) << 16 | (hunk1 - 1));
685
686 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
687 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, UNK0824), 1);
688 OUT_RING(evo, (vunk2b - 1) << 16 | (vunk2a - 1));
689 } else {
690 OUT_RING(evo, 0);
691 OUT_RING(evo, 0);
692 }
693
694 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, UNK082C), 1);
695 OUT_RING(evo, 0);
696
697 /* This is the actual resolution of the mode. */
698 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, REAL_RES), 1);
699 OUT_RING(evo, (mode->vdisplay << 16) | mode->hdisplay);
700 BEGIN_RING(evo, 0, NV50_EVO_CRTC(nv_crtc->index, SCALE_CENTER_OFFSET), 1);
701 OUT_RING(evo, NV50_EVO_CRTC_SCALE_CENTER_OFFSET_VAL(0, 0));
702
703 nv_crtc->set_dither(nv_crtc, nv_connector->use_dithering, false);
704 nv_crtc->set_scale(nv_crtc, nv_connector->scaling_mode, false);
705
706 return nv50_crtc_do_mode_set_base(crtc, x, y, old_fb, false);
707 }
708
709 static int
710 nv50_crtc_mode_set_base(struct drm_crtc *crtc, int x, int y,
711 struct drm_framebuffer *old_fb)
712 {
713 return nv50_crtc_do_mode_set_base(crtc, x, y, old_fb, true);
714 }
715
716 static const struct drm_crtc_helper_funcs nv50_crtc_helper_funcs = {
717 .dpms = nv50_crtc_dpms,
718 .prepare = nv50_crtc_prepare,
719 .commit = nv50_crtc_commit,
720 .mode_fixup = nv50_crtc_mode_fixup,
721 .mode_set = nv50_crtc_mode_set,
722 .mode_set_base = nv50_crtc_mode_set_base,
723 .load_lut = nv50_crtc_lut_load,
724 };
725
726 int
727 nv50_crtc_create(struct drm_device *dev, int index)
728 {
729 struct nouveau_crtc *nv_crtc = NULL;
730 int ret, i;
731
732 NV_DEBUG_KMS(dev, "\n");
733
734 nv_crtc = kzalloc(sizeof(*nv_crtc), GFP_KERNEL);
735 if (!nv_crtc)
736 return -ENOMEM;
737
738 nv_crtc->mode = kzalloc(sizeof(*nv_crtc->mode), GFP_KERNEL);
739 if (!nv_crtc->mode) {
740 kfree(nv_crtc);
741 return -ENOMEM;
742 }
743
744 /* Default CLUT parameters, will be activated on the hw upon
745 * first mode set.
746 */
747 for (i = 0; i < 256; i++) {
748 nv_crtc->lut.r[i] = i << 8;
749 nv_crtc->lut.g[i] = i << 8;
750 nv_crtc->lut.b[i] = i << 8;
751 }
752 nv_crtc->lut.depth = 0;
753
754 ret = nouveau_bo_new(dev, NULL, 4096, 0x100, TTM_PL_FLAG_VRAM,
755 0, 0x0000, false, true, &nv_crtc->lut.nvbo);
756 if (!ret) {
757 ret = nouveau_bo_pin(nv_crtc->lut.nvbo, TTM_PL_FLAG_VRAM);
758 if (!ret)
759 ret = nouveau_bo_map(nv_crtc->lut.nvbo);
760 if (ret)
761 nouveau_bo_ref(NULL, &nv_crtc->lut.nvbo);
762 }
763
764 if (ret) {
765 kfree(nv_crtc->mode);
766 kfree(nv_crtc);
767 return ret;
768 }
769
770 nv_crtc->index = index;
771
772 /* set function pointers */
773 nv_crtc->set_dither = nv50_crtc_set_dither;
774 nv_crtc->set_scale = nv50_crtc_set_scale;
775
776 drm_crtc_init(dev, &nv_crtc->base, &nv50_crtc_funcs);
777 drm_crtc_helper_add(&nv_crtc->base, &nv50_crtc_helper_funcs);
778 drm_mode_crtc_set_gamma_size(&nv_crtc->base, 256);
779
780 ret = nouveau_bo_new(dev, NULL, 64*64*4, 0x100, TTM_PL_FLAG_VRAM,
781 0, 0x0000, false, true, &nv_crtc->cursor.nvbo);
782 if (!ret) {
783 ret = nouveau_bo_pin(nv_crtc->cursor.nvbo, TTM_PL_FLAG_VRAM);
784 if (!ret)
785 ret = nouveau_bo_map(nv_crtc->cursor.nvbo);
786 if (ret)
787 nouveau_bo_ref(NULL, &nv_crtc->cursor.nvbo);
788 }
789
790 nv50_cursor_init(nv_crtc);
791 return 0;
792 }
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree