?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/linville/wirel...
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / net / wireless / iwlwifi / iwl3945-base.c
blob6533122ed87af474c2b22796070bed027b608113
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
30 #include <linux/kernel.h>
31 #include <linux/module.h>
32 #include <linux/init.h>
33 #include <linux/pci.h>
34 #include <linux/dma-mapping.h>
35 #include <linux/delay.h>
36 #include <linux/sched.h>
37 #include <linux/skbuff.h>
38 #include <linux/netdevice.h>
39 #include <linux/wireless.h>
40 #include <linux/firmware.h>
41 #include <linux/etherdevice.h>
42 #include <linux/if_arp.h>
43
44 #include <net/ieee80211_radiotap.h>
45 #include <net/mac80211.h>
46
47 #include <asm/div64.h>
48
49 #define DRV_NAME "iwl3945"
50
51 #include "iwl-fh.h"
52 #include "iwl-3945-fh.h"
53 #include "iwl-commands.h"
54 #include "iwl-sta.h"
55 #include "iwl-3945.h"
56 #include "iwl-helpers.h"
57 #include "iwl-core.h"
58 #include "iwl-dev.h"
59
60 /*
61 * module name, copyright, version, etc.
62 */
63
64 #define DRV_DESCRIPTION \
65 "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
66
67 #ifdef CONFIG_IWLWIFI_DEBUG
68 #define VD "d"
69 #else
70 #define VD
71 #endif
72
73 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
74 #define VS "s"
75 #else
76 #define VS
77 #endif
78
79 #define DRV_VERSION IWLWIFI_VERSION VD VS
80 #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
81 #define DRV_AUTHOR "<ilw@linux.intel.com>"
82
83 MODULE_DESCRIPTION(DRV_DESCRIPTION);
84 MODULE_VERSION(DRV_VERSION);
85 MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
86 MODULE_LICENSE("GPL");
87
88 /* module parameters */
89 struct iwl_mod_params iwl3945_mod_params = {
90 .sw_crypto = 1,
91 .restart_fw = 1,
92 /* the rest are 0 by default */
93 };
94
95 /**
96 * iwl3945_get_antenna_flags - Get antenna flags for RXON command
97 * @priv: eeprom and antenna fields are used to determine antenna flags
98 *
99 * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
100 * iwl3945_mod_params.antenna specifies the antenna diversity mode:
101 *
102 * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
103 * IWL_ANTENNA_MAIN - Force MAIN antenna
104 * IWL_ANTENNA_AUX - Force AUX antenna
105 */
106 __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
107 {
108 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
109
110 switch (iwl3945_mod_params.antenna) {
111 case IWL_ANTENNA_DIVERSITY:
112 return 0;
113
114 case IWL_ANTENNA_MAIN:
115 if (eeprom->antenna_switch_type)
116 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
117 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
118
119 case IWL_ANTENNA_AUX:
120 if (eeprom->antenna_switch_type)
121 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
122 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
123 }
124
125 /* bad antenna selector value */
126 IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
127 iwl3945_mod_params.antenna);
128
129 return 0; /* "diversity" is default if error */
130 }
131
132 static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
133 struct ieee80211_key_conf *keyconf,
134 u8 sta_id)
135 {
136 unsigned long flags;
137 __le16 key_flags = 0;
138 int ret;
139
140 key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
141 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
142
143 if (sta_id == priv->hw_params.bcast_sta_id)
144 key_flags |= STA_KEY_MULTICAST_MSK;
145
146 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
147 keyconf->hw_key_idx = keyconf->keyidx;
148 key_flags &= ~STA_KEY_FLG_INVALID;
149
150 spin_lock_irqsave(&priv->sta_lock, flags);
151 priv->stations[sta_id].keyinfo.alg = keyconf->alg;
152 priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
153 memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
154 keyconf->keylen);
155
156 memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
157 keyconf->keylen);
158
159 if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
160 == STA_KEY_FLG_NO_ENC)
161 priv->stations[sta_id].sta.key.key_offset =
162 iwl_get_free_ucode_key_index(priv);
163 /* else, we are overriding an existing key => no need to allocated room
164 * in uCode. */
165
166 WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
167 "no space for a new key");
168
169 priv->stations[sta_id].sta.key.key_flags = key_flags;
170 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
171 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
172
173 IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
174
175 ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
176
177 spin_unlock_irqrestore(&priv->sta_lock, flags);
178
179 return ret;
180 }
181
182 static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
183 struct ieee80211_key_conf *keyconf,
184 u8 sta_id)
185 {
186 return -EOPNOTSUPP;
187 }
188
189 static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
190 struct ieee80211_key_conf *keyconf,
191 u8 sta_id)
192 {
193 return -EOPNOTSUPP;
194 }
195
196 static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
197 {
198 unsigned long flags;
199
200 spin_lock_irqsave(&priv->sta_lock, flags);
201 memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
202 memset(&priv->stations[sta_id].sta.key, 0,
203 sizeof(struct iwl4965_keyinfo));
204 priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
205 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
206 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
207 spin_unlock_irqrestore(&priv->sta_lock, flags);
208
209 IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
210 iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
211 return 0;
212 }
213
214 static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
215 struct ieee80211_key_conf *keyconf, u8 sta_id)
216 {
217 int ret = 0;
218
219 keyconf->hw_key_idx = HW_KEY_DYNAMIC;
220
221 switch (keyconf->alg) {
222 case ALG_CCMP:
223 ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
224 break;
225 case ALG_TKIP:
226 ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
227 break;
228 case ALG_WEP:
229 ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
230 break;
231 default:
232 IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
233 ret = -EINVAL;
234 }
235
236 IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
237 keyconf->alg, keyconf->keylen, keyconf->keyidx,
238 sta_id, ret);
239
240 return ret;
241 }
242
243 static int iwl3945_remove_static_key(struct iwl_priv *priv)
244 {
245 int ret = -EOPNOTSUPP;
246
247 return ret;
248 }
249
250 static int iwl3945_set_static_key(struct iwl_priv *priv,
251 struct ieee80211_key_conf *key)
252 {
253 if (key->alg == ALG_WEP)
254 return -EOPNOTSUPP;
255
256 IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
257 return -EINVAL;
258 }
259
260 static void iwl3945_clear_free_frames(struct iwl_priv *priv)
261 {
262 struct list_head *element;
263
264 IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
265 priv->frames_count);
266
267 while (!list_empty(&priv->free_frames)) {
268 element = priv->free_frames.next;
269 list_del(element);
270 kfree(list_entry(element, struct iwl3945_frame, list));
271 priv->frames_count--;
272 }
273
274 if (priv->frames_count) {
275 IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
276 priv->frames_count);
277 priv->frames_count = 0;
278 }
279 }
280
281 static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
282 {
283 struct iwl3945_frame *frame;
284 struct list_head *element;
285 if (list_empty(&priv->free_frames)) {
286 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
287 if (!frame) {
288 IWL_ERR(priv, "Could not allocate frame!\n");
289 return NULL;
290 }
291
292 priv->frames_count++;
293 return frame;
294 }
295
296 element = priv->free_frames.next;
297 list_del(element);
298 return list_entry(element, struct iwl3945_frame, list);
299 }
300
301 static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
302 {
303 memset(frame, 0, sizeof(*frame));
304 list_add(&frame->list, &priv->free_frames);
305 }
306
307 unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
308 struct ieee80211_hdr *hdr,
309 int left)
310 {
311
312 if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
313 ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
314 (priv->iw_mode != NL80211_IFTYPE_AP)))
315 return 0;
316
317 if (priv->ibss_beacon->len > left)
318 return 0;
319
320 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
321
322 return priv->ibss_beacon->len;
323 }
324
325 static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
326 {
327 struct iwl3945_frame *frame;
328 unsigned int frame_size;
329 int rc;
330 u8 rate;
331
332 frame = iwl3945_get_free_frame(priv);
333
334 if (!frame) {
335 IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
336 "command.\n");
337 return -ENOMEM;
338 }
339
340 rate = iwl_rate_get_lowest_plcp(priv);
341
342 frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
343
344 rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
345 &frame->u.cmd[0]);
346
347 iwl3945_free_frame(priv, frame);
348
349 return rc;
350 }
351
352 static void iwl3945_unset_hw_params(struct iwl_priv *priv)
353 {
354 if (priv->shared_virt)
355 pci_free_consistent(priv->pci_dev,
356 sizeof(struct iwl3945_shared),
357 priv->shared_virt,
358 priv->shared_phys);
359 }
360
361 static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
362 struct ieee80211_tx_info *info,
363 struct iwl_device_cmd *cmd,
364 struct sk_buff *skb_frag,
365 int sta_id)
366 {
367 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
368 struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
369
370 switch (keyinfo->alg) {
371 case ALG_CCMP:
372 tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
373 memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
374 IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
375 break;
376
377 case ALG_TKIP:
378 break;
379
380 case ALG_WEP:
381 tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
382 (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
383
384 if (keyinfo->keylen == 13)
385 tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
386
387 memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
388
389 IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
390 "with key %d\n", info->control.hw_key->hw_key_idx);
391 break;
392
393 default:
394 IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
395 break;
396 }
397 }
398
399 /*
400 * handle build REPLY_TX command notification.
401 */
402 static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
403 struct iwl_device_cmd *cmd,
404 struct ieee80211_tx_info *info,
405 struct ieee80211_hdr *hdr, u8 std_id)
406 {
407 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
408 __le32 tx_flags = tx_cmd->tx_flags;
409 __le16 fc = hdr->frame_control;
410
411 tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
412 if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
413 tx_flags |= TX_CMD_FLG_ACK_MSK;
414 if (ieee80211_is_mgmt(fc))
415 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
416 if (ieee80211_is_probe_resp(fc) &&
417 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
418 tx_flags |= TX_CMD_FLG_TSF_MSK;
419 } else {
420 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
421 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
422 }
423
424 tx_cmd->sta_id = std_id;
425 if (ieee80211_has_morefrags(fc))
426 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
427
428 if (ieee80211_is_data_qos(fc)) {
429 u8 *qc = ieee80211_get_qos_ctl(hdr);
430 tx_cmd->tid_tspec = qc[0] & 0xf;
431 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
432 } else {
433 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
434 }
435
436 priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
437
438 if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
439 tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
440
441 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
442 if (ieee80211_is_mgmt(fc)) {
443 if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
444 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
445 else
446 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
447 } else {
448 tx_cmd->timeout.pm_frame_timeout = 0;
449 }
450
451 tx_cmd->driver_txop = 0;
452 tx_cmd->tx_flags = tx_flags;
453 tx_cmd->next_frame_len = 0;
454 }
455
456 /*
457 * start REPLY_TX command process
458 */
459 static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
460 {
461 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
462 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
463 struct iwl3945_tx_cmd *tx_cmd;
464 struct iwl_tx_queue *txq = NULL;
465 struct iwl_queue *q = NULL;
466 struct iwl_device_cmd *out_cmd;
467 struct iwl_cmd_meta *out_meta;
468 dma_addr_t phys_addr;
469 dma_addr_t txcmd_phys;
470 int txq_id = skb_get_queue_mapping(skb);
471 u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
472 u8 id;
473 u8 unicast;
474 u8 sta_id;
475 u8 tid = 0;
476 u16 seq_number = 0;
477 __le16 fc;
478 u8 wait_write_ptr = 0;
479 u8 *qc = NULL;
480 unsigned long flags;
481 int rc;
482
483 spin_lock_irqsave(&priv->lock, flags);
484 if (iwl_is_rfkill(priv)) {
485 IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
486 goto drop_unlock;
487 }
488
489 if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
490 IWL_ERR(priv, "ERROR: No TX rate available.\n");
491 goto drop_unlock;
492 }
493
494 unicast = !is_multicast_ether_addr(hdr->addr1);
495 id = 0;
496
497 fc = hdr->frame_control;
498
499 #ifdef CONFIG_IWLWIFI_DEBUG
500 if (ieee80211_is_auth(fc))
501 IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
502 else if (ieee80211_is_assoc_req(fc))
503 IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
504 else if (ieee80211_is_reassoc_req(fc))
505 IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
506 #endif
507
508 /* drop all non-injected data frame if we are not associated */
509 if (ieee80211_is_data(fc) &&
510 !(info->flags & IEEE80211_TX_CTL_INJECTED) &&
511 (!iwl_is_associated(priv) ||
512 ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
513 IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
514 goto drop_unlock;
515 }
516
517 spin_unlock_irqrestore(&priv->lock, flags);
518
519 hdr_len = ieee80211_hdrlen(fc);
520
521 /* Find (or create) index into station table for destination station */
522 if (info->flags & IEEE80211_TX_CTL_INJECTED)
523 sta_id = priv->hw_params.bcast_sta_id;
524 else
525 sta_id = iwl_get_sta_id(priv, hdr);
526 if (sta_id == IWL_INVALID_STATION) {
527 IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
528 hdr->addr1);
529 goto drop;
530 }
531
532 IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
533
534 if (ieee80211_is_data_qos(fc)) {
535 qc = ieee80211_get_qos_ctl(hdr);
536 tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
537 if (unlikely(tid >= MAX_TID_COUNT))
538 goto drop;
539 seq_number = priv->stations[sta_id].tid[tid].seq_number &
540 IEEE80211_SCTL_SEQ;
541 hdr->seq_ctrl = cpu_to_le16(seq_number) |
542 (hdr->seq_ctrl &
543 cpu_to_le16(IEEE80211_SCTL_FRAG));
544 seq_number += 0x10;
545 }
546
547 /* Descriptor for chosen Tx queue */
548 txq = &priv->txq[txq_id];
549 q = &txq->q;
550
551 if ((iwl_queue_space(q) < q->high_mark))
552 goto drop;
553
554 spin_lock_irqsave(&priv->lock, flags);
555
556 idx = get_cmd_index(q, q->write_ptr, 0);
557
558 /* Set up driver data for this TFD */
559 memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
560 txq->txb[q->write_ptr].skb[0] = skb;
561
562 /* Init first empty entry in queue's array of Tx/cmd buffers */
563 out_cmd = txq->cmd[idx];
564 out_meta = &txq->meta[idx];
565 tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
566 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
567 memset(tx_cmd, 0, sizeof(*tx_cmd));
568
569 /*
570 * Set up the Tx-command (not MAC!) header.
571 * Store the chosen Tx queue and TFD index within the sequence field;
572 * after Tx, uCode's Tx response will return this value so driver can
573 * locate the frame within the tx queue and do post-tx processing.
574 */
575 out_cmd->hdr.cmd = REPLY_TX;
576 out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
577 INDEX_TO_SEQ(q->write_ptr)));
578
579 /* Copy MAC header from skb into command buffer */
580 memcpy(tx_cmd->hdr, hdr, hdr_len);
581
582
583 if (info->control.hw_key)
584 iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
585
586 /* TODO need this for burst mode later on */
587 iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
588
589 /* set is_hcca to 0; it probably will never be implemented */
590 iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
591
592 /* Total # bytes to be transmitted */
593 len = (u16)skb->len;
594 tx_cmd->len = cpu_to_le16(len);
595
596 iwl_dbg_log_tx_data_frame(priv, len, hdr);
597 iwl_update_stats(priv, true, fc, len);
598 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
599 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
600
601 if (!ieee80211_has_morefrags(hdr->frame_control)) {
602 txq->need_update = 1;
603 if (qc)
604 priv->stations[sta_id].tid[tid].seq_number = seq_number;
605 } else {
606 wait_write_ptr = 1;
607 txq->need_update = 0;
608 }
609
610 IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
611 le16_to_cpu(out_cmd->hdr.sequence));
612 IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags));
613 iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
614 iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
615 ieee80211_hdrlen(fc));
616
617 /*
618 * Use the first empty entry in this queue's command buffer array
619 * to contain the Tx command and MAC header concatenated together
620 * (payload data will be in another buffer).
621 * Size of this varies, due to varying MAC header length.
622 * If end is not dword aligned, we'll have 2 extra bytes at the end
623 * of the MAC header (device reads on dword boundaries).
624 * We'll tell device about this padding later.
625 */
626 len = sizeof(struct iwl3945_tx_cmd) +
627 sizeof(struct iwl_cmd_header) + hdr_len;
628
629 len_org = len;
630 len = (len + 3) & ~3;
631
632 if (len_org != len)
633 len_org = 1;
634 else
635 len_org = 0;
636
637 /* Physical address of this Tx command's header (not MAC header!),
638 * within command buffer array. */
639 txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
640 len, PCI_DMA_TODEVICE);
641 /* we do not map meta data ... so we can safely access address to
642 * provide to unmap command*/
643 pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
644 pci_unmap_len_set(out_meta, len, len);
645
646 /* Add buffer containing Tx command and MAC(!) header to TFD's
647 * first entry */
648 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
649 txcmd_phys, len, 1, 0);
650
651
652 /* Set up TFD's 2nd entry to point directly to remainder of skb,
653 * if any (802.11 null frames have no payload). */
654 len = skb->len - hdr_len;
655 if (len) {
656 phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
657 len, PCI_DMA_TODEVICE);
658 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
659 phys_addr, len,
660 0, U32_PAD(len));
661 }
662
663
664 /* Tell device the write index *just past* this latest filled TFD */
665 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
666 rc = iwl_txq_update_write_ptr(priv, txq);
667 spin_unlock_irqrestore(&priv->lock, flags);
668
669 if (rc)
670 return rc;
671
672 if ((iwl_queue_space(q) < q->high_mark)
673 && priv->mac80211_registered) {
674 if (wait_write_ptr) {
675 spin_lock_irqsave(&priv->lock, flags);
676 txq->need_update = 1;
677 iwl_txq_update_write_ptr(priv, txq);
678 spin_unlock_irqrestore(&priv->lock, flags);
679 }
680
681 iwl_stop_queue(priv, skb_get_queue_mapping(skb));
682 }
683
684 return 0;
685
686 drop_unlock:
687 spin_unlock_irqrestore(&priv->lock, flags);
688 drop:
689 return -1;
690 }
691
692 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
693
694 #include "iwl-spectrum.h"
695
696 #define BEACON_TIME_MASK_LOW 0x00FFFFFF
697 #define BEACON_TIME_MASK_HIGH 0xFF000000
698 #define TIME_UNIT 1024
699
700 /*
701 * extended beacon time format
702 * time in usec will be changed into a 32-bit value in 8:24 format
703 * the high 1 byte is the beacon counts
704 * the lower 3 bytes is the time in usec within one beacon interval
705 */
706
707 static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
708 {
709 u32 quot;
710 u32 rem;
711 u32 interval = beacon_interval * 1024;
712
713 if (!interval || !usec)
714 return 0;
715
716 quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
717 rem = (usec % interval) & BEACON_TIME_MASK_LOW;
718
719 return (quot << 24) + rem;
720 }
721
722 /* base is usually what we get from ucode with each received frame,
723 * the same as HW timer counter counting down
724 */
725
726 static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
727 {
728 u32 base_low = base & BEACON_TIME_MASK_LOW;
729 u32 addon_low = addon & BEACON_TIME_MASK_LOW;
730 u32 interval = beacon_interval * TIME_UNIT;
731 u32 res = (base & BEACON_TIME_MASK_HIGH) +
732 (addon & BEACON_TIME_MASK_HIGH);
733
734 if (base_low > addon_low)
735 res += base_low - addon_low;
736 else if (base_low < addon_low) {
737 res += interval + base_low - addon_low;
738 res += (1 << 24);
739 } else
740 res += (1 << 24);
741
742 return cpu_to_le32(res);
743 }
744
745 static int iwl3945_get_measurement(struct iwl_priv *priv,
746 struct ieee80211_measurement_params *params,
747 u8 type)
748 {
749 struct iwl_spectrum_cmd spectrum;
750 struct iwl_rx_packet *pkt;
751 struct iwl_host_cmd cmd = {
752 .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
753 .data = (void *)&spectrum,
754 .flags = CMD_WANT_SKB,
755 };
756 u32 add_time = le64_to_cpu(params->start_time);
757 int rc;
758 int spectrum_resp_status;
759 int duration = le16_to_cpu(params->duration);
760
761 if (iwl_is_associated(priv))
762 add_time =
763 iwl3945_usecs_to_beacons(
764 le64_to_cpu(params->start_time) - priv->last_tsf,
765 le16_to_cpu(priv->rxon_timing.beacon_interval));
766
767 memset(&spectrum, 0, sizeof(spectrum));
768
769 spectrum.channel_count = cpu_to_le16(1);
770 spectrum.flags =
771 RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
772 spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
773 cmd.len = sizeof(spectrum);
774 spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
775
776 if (iwl_is_associated(priv))
777 spectrum.start_time =
778 iwl3945_add_beacon_time(priv->last_beacon_time,
779 add_time,
780 le16_to_cpu(priv->rxon_timing.beacon_interval));
781 else
782 spectrum.start_time = 0;
783
784 spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
785 spectrum.channels[0].channel = params->channel;
786 spectrum.channels[0].type = type;
787 if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
788 spectrum.flags |= RXON_FLG_BAND_24G_MSK |
789 RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
790
791 rc = iwl_send_cmd_sync(priv, &cmd);
792 if (rc)
793 return rc;
794
795 pkt = (struct iwl_rx_packet *)cmd.reply_page;
796 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
797 IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
798 rc = -EIO;
799 }
800
801 spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
802 switch (spectrum_resp_status) {
803 case 0: /* Command will be handled */
804 if (pkt->u.spectrum.id != 0xff) {
805 IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
806 pkt->u.spectrum.id);
807 priv->measurement_status &= ~MEASUREMENT_READY;
808 }
809 priv->measurement_status |= MEASUREMENT_ACTIVE;
810 rc = 0;
811 break;
812
813 case 1: /* Command will not be handled */
814 rc = -EAGAIN;
815 break;
816 }
817
818 iwl_free_pages(priv, cmd.reply_page);
819
820 return rc;
821 }
822 #endif
823
824 static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
825 struct iwl_rx_mem_buffer *rxb)
826 {
827 struct iwl_rx_packet *pkt = rxb_addr(rxb);
828 struct iwl_alive_resp *palive;
829 struct delayed_work *pwork;
830
831 palive = &pkt->u.alive_frame;
832
833 IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
834 "0x%01X 0x%01X\n",
835 palive->is_valid, palive->ver_type,
836 palive->ver_subtype);
837
838 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
839 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
840 memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
841 sizeof(struct iwl_alive_resp));
842 pwork = &priv->init_alive_start;
843 } else {
844 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
845 memcpy(&priv->card_alive, &pkt->u.alive_frame,
846 sizeof(struct iwl_alive_resp));
847 pwork = &priv->alive_start;
848 iwl3945_disable_events(priv);
849 }
850
851 /* We delay the ALIVE response by 5ms to
852 * give the HW RF Kill time to activate... */
853 if (palive->is_valid == UCODE_VALID_OK)
854 queue_delayed_work(priv->workqueue, pwork,
855 msecs_to_jiffies(5));
856 else
857 IWL_WARN(priv, "uCode did not respond OK.\n");
858 }
859
860 static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
861 struct iwl_rx_mem_buffer *rxb)
862 {
863 #ifdef CONFIG_IWLWIFI_DEBUG
864 struct iwl_rx_packet *pkt = rxb_addr(rxb);
865 #endif
866
867 IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
868 return;
869 }
870
871 static void iwl3945_bg_beacon_update(struct work_struct *work)
872 {
873 struct iwl_priv *priv =
874 container_of(work, struct iwl_priv, beacon_update);
875 struct sk_buff *beacon;
876
877 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
878 beacon = ieee80211_beacon_get(priv->hw, priv->vif);
879
880 if (!beacon) {
881 IWL_ERR(priv, "update beacon failed\n");
882 return;
883 }
884
885 mutex_lock(&priv->mutex);
886 /* new beacon skb is allocated every time; dispose previous.*/
887 if (priv->ibss_beacon)
888 dev_kfree_skb(priv->ibss_beacon);
889
890 priv->ibss_beacon = beacon;
891 mutex_unlock(&priv->mutex);
892
893 iwl3945_send_beacon_cmd(priv);
894 }
895
896 static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
897 struct iwl_rx_mem_buffer *rxb)
898 {
899 #ifdef CONFIG_IWLWIFI_DEBUG
900 struct iwl_rx_packet *pkt = rxb_addr(rxb);
901 struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
902 u8 rate = beacon->beacon_notify_hdr.rate;
903
904 IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
905 "tsf %d %d rate %d\n",
906 le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
907 beacon->beacon_notify_hdr.failure_frame,
908 le32_to_cpu(beacon->ibss_mgr_status),
909 le32_to_cpu(beacon->high_tsf),
910 le32_to_cpu(beacon->low_tsf), rate);
911 #endif
912
913 if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
914 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
915 queue_work(priv->workqueue, &priv->beacon_update);
916 }
917
918 /* Handle notification from uCode that card's power state is changing
919 * due to software, hardware, or critical temperature RFKILL */
920 static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
921 struct iwl_rx_mem_buffer *rxb)
922 {
923 struct iwl_rx_packet *pkt = rxb_addr(rxb);
924 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
925 unsigned long status = priv->status;
926
927 IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
928 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
929 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
930
931 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
932 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
933
934 if (flags & HW_CARD_DISABLED)
935 set_bit(STATUS_RF_KILL_HW, &priv->status);
936 else
937 clear_bit(STATUS_RF_KILL_HW, &priv->status);
938
939
940 iwl_scan_cancel(priv);
941
942 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
943 test_bit(STATUS_RF_KILL_HW, &priv->status)))
944 wiphy_rfkill_set_hw_state(priv->hw->wiphy,
945 test_bit(STATUS_RF_KILL_HW, &priv->status));
946 else
947 wake_up_interruptible(&priv->wait_command_queue);
948 }
949
950 /**
951 * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
952 *
953 * Setup the RX handlers for each of the reply types sent from the uCode
954 * to the host.
955 *
956 * This function chains into the hardware specific files for them to setup
957 * any hardware specific handlers as well.
958 */
959 static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
960 {
961 priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
962 priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
963 priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
964 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
965 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
966 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
967 iwl_rx_pm_debug_statistics_notif;
968 priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
969
970 /*
971 * The same handler is used for both the REPLY to a discrete
972 * statistics request from the host as well as for the periodic
973 * statistics notifications (after received beacons) from the uCode.
974 */
975 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
976 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
977
978 iwl_setup_spectrum_handlers(priv);
979 iwl_setup_rx_scan_handlers(priv);
980 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
981
982 /* Set up hardware specific Rx handlers */
983 iwl3945_hw_rx_handler_setup(priv);
984 }
985
986 /************************** RX-FUNCTIONS ****************************/
987 /*
988 * Rx theory of operation
989 *
990 * The host allocates 32 DMA target addresses and passes the host address
991 * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
992 * 0 to 31
993 *
994 * Rx Queue Indexes
995 * The host/firmware share two index registers for managing the Rx buffers.
996 *
997 * The READ index maps to the first position that the firmware may be writing
998 * to -- the driver can read up to (but not including) this position and get
999 * good data.
1000 * The READ index is managed by the firmware once the card is enabled.
1001 *
1002 * The WRITE index maps to the last position the driver has read from -- the
1003 * position preceding WRITE is the last slot the firmware can place a packet.
1004 *
1005 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
1006 * WRITE = READ.
1007 *
1008 * During initialization, the host sets up the READ queue position to the first
1009 * INDEX position, and WRITE to the last (READ - 1 wrapped)
1010 *
1011 * When the firmware places a packet in a buffer, it will advance the READ index
1012 * and fire the RX interrupt. The driver can then query the READ index and
1013 * process as many packets as possible, moving the WRITE index forward as it
1014 * resets the Rx queue buffers with new memory.
1015 *
1016 * The management in the driver is as follows:
1017 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
1018 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
1019 * to replenish the iwl->rxq->rx_free.
1020 * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
1021 * iwl->rxq is replenished and the READ INDEX is updated (updating the
1022 * 'processed' and 'read' driver indexes as well)
1023 * + A received packet is processed and handed to the kernel network stack,
1024 * detached from the iwl->rxq. The driver 'processed' index is updated.
1025 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
1026 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
1027 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
1028 * were enough free buffers and RX_STALLED is set it is cleared.
1029 *
1030 *
1031 * Driver sequence:
1032 *
1033 * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
1034 * iwl3945_rx_queue_restock
1035 * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
1036 * queue, updates firmware pointers, and updates
1037 * the WRITE index. If insufficient rx_free buffers
1038 * are available, schedules iwl3945_rx_replenish
1039 *
1040 * -- enable interrupts --
1041 * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
1042 * READ INDEX, detaching the SKB from the pool.
1043 * Moves the packet buffer from queue to rx_used.
1044 * Calls iwl3945_rx_queue_restock to refill any empty
1045 * slots.
1046 * ...
1047 *
1048 */
1049
1050 /**
1051 * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
1052 */
1053 static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
1054 dma_addr_t dma_addr)
1055 {
1056 return cpu_to_le32((u32)dma_addr);
1057 }
1058
1059 /**
1060 * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
1061 *
1062 * If there are slots in the RX queue that need to be restocked,
1063 * and we have free pre-allocated buffers, fill the ranks as much
1064 * as we can, pulling from rx_free.
1065 *
1066 * This moves the 'write' index forward to catch up with 'processed', and
1067 * also updates the memory address in the firmware to reference the new
1068 * target buffer.
1069 */
1070 static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
1071 {
1072 struct iwl_rx_queue *rxq = &priv->rxq;
1073 struct list_head *element;
1074 struct iwl_rx_mem_buffer *rxb;
1075 unsigned long flags;
1076 int write, rc;
1077
1078 spin_lock_irqsave(&rxq->lock, flags);
1079 write = rxq->write & ~0x7;
1080 while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
1081 /* Get next free Rx buffer, remove from free list */
1082 element = rxq->rx_free.next;
1083 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1084 list_del(element);
1085
1086 /* Point to Rx buffer via next RBD in circular buffer */
1087 rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
1088 rxq->queue[rxq->write] = rxb;
1089 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
1090 rxq->free_count--;
1091 }
1092 spin_unlock_irqrestore(&rxq->lock, flags);
1093 /* If the pre-allocated buffer pool is dropping low, schedule to
1094 * refill it */
1095 if (rxq->free_count <= RX_LOW_WATERMARK)
1096 queue_work(priv->workqueue, &priv->rx_replenish);
1097
1098
1099 /* If we've added more space for the firmware to place data, tell it.
1100 * Increment device's write pointer in multiples of 8. */
1101 if ((rxq->write_actual != (rxq->write & ~0x7))
1102 || (abs(rxq->write - rxq->read) > 7)) {
1103 spin_lock_irqsave(&rxq->lock, flags);
1104 rxq->need_update = 1;
1105 spin_unlock_irqrestore(&rxq->lock, flags);
1106 rc = iwl_rx_queue_update_write_ptr(priv, rxq);
1107 if (rc)
1108 return rc;
1109 }
1110
1111 return 0;
1112 }
1113
1114 /**
1115 * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
1116 *
1117 * When moving to rx_free an SKB is allocated for the slot.
1118 *
1119 * Also restock the Rx queue via iwl3945_rx_queue_restock.
1120 * This is called as a scheduled work item (except for during initialization)
1121 */
1122 static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
1123 {
1124 struct iwl_rx_queue *rxq = &priv->rxq;
1125 struct list_head *element;
1126 struct iwl_rx_mem_buffer *rxb;
1127 struct page *page;
1128 unsigned long flags;
1129 gfp_t gfp_mask = priority;
1130
1131 while (1) {
1132 spin_lock_irqsave(&rxq->lock, flags);
1133
1134 if (list_empty(&rxq->rx_used)) {
1135 spin_unlock_irqrestore(&rxq->lock, flags);
1136 return;
1137 }
1138 spin_unlock_irqrestore(&rxq->lock, flags);
1139
1140 if (rxq->free_count > RX_LOW_WATERMARK)
1141 gfp_mask |= __GFP_NOWARN;
1142
1143 if (priv->hw_params.rx_page_order > 0)
1144 gfp_mask |= __GFP_COMP;
1145
1146 /* Alloc a new receive buffer */
1147 page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
1148 if (!page) {
1149 if (net_ratelimit())
1150 IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
1151 if ((rxq->free_count <= RX_LOW_WATERMARK) &&
1152 net_ratelimit())
1153 IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
1154 priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
1155 rxq->free_count);
1156 /* We don't reschedule replenish work here -- we will
1157 * call the restock method and if it still needs
1158 * more buffers it will schedule replenish */
1159 break;
1160 }
1161
1162 spin_lock_irqsave(&rxq->lock, flags);
1163 if (list_empty(&rxq->rx_used)) {
1164 spin_unlock_irqrestore(&rxq->lock, flags);
1165 __free_pages(page, priv->hw_params.rx_page_order);
1166 return;
1167 }
1168 element = rxq->rx_used.next;
1169 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1170 list_del(element);
1171 spin_unlock_irqrestore(&rxq->lock, flags);
1172
1173 rxb->page = page;
1174 /* Get physical address of RB/SKB */
1175 rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
1176 PAGE_SIZE << priv->hw_params.rx_page_order,
1177 PCI_DMA_FROMDEVICE);
1178
1179 spin_lock_irqsave(&rxq->lock, flags);
1180
1181 list_add_tail(&rxb->list, &rxq->rx_free);
1182 rxq->free_count++;
1183 priv->alloc_rxb_page++;
1184
1185 spin_unlock_irqrestore(&rxq->lock, flags);
1186 }
1187 }
1188
1189 void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1190 {
1191 unsigned long flags;
1192 int i;
1193 spin_lock_irqsave(&rxq->lock, flags);
1194 INIT_LIST_HEAD(&rxq->rx_free);
1195 INIT_LIST_HEAD(&rxq->rx_used);
1196 /* Fill the rx_used queue with _all_ of the Rx buffers */
1197 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
1198 /* In the reset function, these buffers may have been allocated
1199 * to an SKB, so we need to unmap and free potential storage */
1200 if (rxq->pool[i].page != NULL) {
1201 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1202 PAGE_SIZE << priv->hw_params.rx_page_order,
1203 PCI_DMA_FROMDEVICE);
1204 __iwl_free_pages(priv, rxq->pool[i].page);
1205 rxq->pool[i].page = NULL;
1206 }
1207 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
1208 }
1209
1210 /* Set us so that we have processed and used all buffers, but have
1211 * not restocked the Rx queue with fresh buffers */
1212 rxq->read = rxq->write = 0;
1213 rxq->write_actual = 0;
1214 rxq->free_count = 0;
1215 spin_unlock_irqrestore(&rxq->lock, flags);
1216 }
1217
1218 void iwl3945_rx_replenish(void *data)
1219 {
1220 struct iwl_priv *priv = data;
1221 unsigned long flags;
1222
1223 iwl3945_rx_allocate(priv, GFP_KERNEL);
1224
1225 spin_lock_irqsave(&priv->lock, flags);
1226 iwl3945_rx_queue_restock(priv);
1227 spin_unlock_irqrestore(&priv->lock, flags);
1228 }
1229
1230 static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
1231 {
1232 iwl3945_rx_allocate(priv, GFP_ATOMIC);
1233
1234 iwl3945_rx_queue_restock(priv);
1235 }
1236
1237
1238 /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
1239 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
1240 * This free routine walks the list of POOL entries and if SKB is set to
1241 * non NULL it is unmapped and freed
1242 */
1243 static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1244 {
1245 int i;
1246 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
1247 if (rxq->pool[i].page != NULL) {
1248 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1249 PAGE_SIZE << priv->hw_params.rx_page_order,
1250 PCI_DMA_FROMDEVICE);
1251 __iwl_free_pages(priv, rxq->pool[i].page);
1252 rxq->pool[i].page = NULL;
1253 }
1254 }
1255
1256 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
1257 rxq->dma_addr);
1258 pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
1259 rxq->rb_stts, rxq->rb_stts_dma);
1260 rxq->bd = NULL;
1261 rxq->rb_stts = NULL;
1262 }
1263
1264
1265 /* Convert linear signal-to-noise ratio into dB */
1266 static u8 ratio2dB[100] = {
1267 /* 0 1 2 3 4 5 6 7 8 9 */
1268 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
1269 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
1270 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
1271 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
1272 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
1273 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
1274 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
1275 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
1276 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
1277 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
1278 };
1279
1280 /* Calculates a relative dB value from a ratio of linear
1281 * (i.e. not dB) signal levels.
1282 * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
1283 int iwl3945_calc_db_from_ratio(int sig_ratio)
1284 {
1285 /* 1000:1 or higher just report as 60 dB */
1286 if (sig_ratio >= 1000)
1287 return 60;
1288
1289 /* 100:1 or higher, divide by 10 and use table,
1290 * add 20 dB to make up for divide by 10 */
1291 if (sig_ratio >= 100)
1292 return 20 + (int)ratio2dB[sig_ratio/10];
1293
1294 /* We shouldn't see this */
1295 if (sig_ratio < 1)
1296 return 0;
1297
1298 /* Use table for ratios 1:1 - 99:1 */
1299 return (int)ratio2dB[sig_ratio];
1300 }
1301
1302 #define PERFECT_RSSI (-20) /* dBm */
1303 #define WORST_RSSI (-95) /* dBm */
1304 #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
1305
1306 /* Calculate an indication of rx signal quality (a percentage, not dBm!).
1307 * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
1308 * about formulas used below. */
1309 int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
1310 {
1311 int sig_qual;
1312 int degradation = PERFECT_RSSI - rssi_dbm;
1313
1314 /* If we get a noise measurement, use signal-to-noise ratio (SNR)
1315 * as indicator; formula is (signal dbm - noise dbm).
1316 * SNR at or above 40 is a great signal (100%).
1317 * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
1318 * Weakest usable signal is usually 10 - 15 dB SNR. */
1319 if (noise_dbm) {
1320 if (rssi_dbm - noise_dbm >= 40)
1321 return 100;
1322 else if (rssi_dbm < noise_dbm)
1323 return 0;
1324 sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
1325
1326 /* Else use just the signal level.
1327 * This formula is a least squares fit of data points collected and
1328 * compared with a reference system that had a percentage (%) display
1329 * for signal quality. */
1330 } else
1331 sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
1332 (15 * RSSI_RANGE + 62 * degradation)) /
1333 (RSSI_RANGE * RSSI_RANGE);
1334
1335 if (sig_qual > 100)
1336 sig_qual = 100;
1337 else if (sig_qual < 1)
1338 sig_qual = 0;
1339
1340 return sig_qual;
1341 }
1342
1343 /**
1344 * iwl3945_rx_handle - Main entry function for receiving responses from uCode
1345 *
1346 * Uses the priv->rx_handlers callback function array to invoke
1347 * the appropriate handlers, including command responses,
1348 * frame-received notifications, and other notifications.
1349 */
1350 static void iwl3945_rx_handle(struct iwl_priv *priv)
1351 {
1352 struct iwl_rx_mem_buffer *rxb;
1353 struct iwl_rx_packet *pkt;
1354 struct iwl_rx_queue *rxq = &priv->rxq;
1355 u32 r, i;
1356 int reclaim;
1357 unsigned long flags;
1358 u8 fill_rx = 0;
1359 u32 count = 8;
1360 int total_empty = 0;
1361
1362 /* uCode's read index (stored in shared DRAM) indicates the last Rx
1363 * buffer that the driver may process (last buffer filled by ucode). */
1364 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
1365 i = rxq->read;
1366
1367 /* calculate total frames need to be restock after handling RX */
1368 total_empty = r - rxq->write_actual;
1369 if (total_empty < 0)
1370 total_empty += RX_QUEUE_SIZE;
1371
1372 if (total_empty > (RX_QUEUE_SIZE / 2))
1373 fill_rx = 1;
1374 /* Rx interrupt, but nothing sent from uCode */
1375 if (i == r)
1376 IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
1377
1378 while (i != r) {
1379 rxb = rxq->queue[i];
1380
1381 /* If an RXB doesn't have a Rx queue slot associated with it,
1382 * then a bug has been introduced in the queue refilling
1383 * routines -- catch it here */
1384 BUG_ON(rxb == NULL);
1385
1386 rxq->queue[i] = NULL;
1387
1388 pci_unmap_page(priv->pci_dev, rxb->page_dma,
1389 PAGE_SIZE << priv->hw_params.rx_page_order,
1390 PCI_DMA_FROMDEVICE);
1391 pkt = rxb_addr(rxb);
1392
1393 trace_iwlwifi_dev_rx(priv, pkt,
1394 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
1395
1396 /* Reclaim a command buffer only if this packet is a response
1397 * to a (driver-originated) command.
1398 * If the packet (e.g. Rx frame) originated from uCode,
1399 * there is no command buffer to reclaim.
1400 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
1401 * but apparently a few don't get set; catch them here. */
1402 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
1403 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
1404 (pkt->hdr.cmd != REPLY_TX);
1405
1406 /* Based on type of command response or notification,
1407 * handle those that need handling via function in
1408 * rx_handlers table. See iwl3945_setup_rx_handlers() */
1409 if (priv->rx_handlers[pkt->hdr.cmd]) {
1410 IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
1411 get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
1412 priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
1413 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
1414 } else {
1415 /* No handling needed */
1416 IWL_DEBUG_RX(priv,
1417 "r %d i %d No handler needed for %s, 0x%02x\n",
1418 r, i, get_cmd_string(pkt->hdr.cmd),
1419 pkt->hdr.cmd);
1420 }
1421
1422 /*
1423 * XXX: After here, we should always check rxb->page
1424 * against NULL before touching it or its virtual
1425 * memory (pkt). Because some rx_handler might have
1426 * already taken or freed the pages.
1427 */
1428
1429 if (reclaim) {
1430 /* Invoke any callbacks, transfer the buffer to caller,
1431 * and fire off the (possibly) blocking iwl_send_cmd()
1432 * as we reclaim the driver command queue */
1433 if (rxb->page)
1434 iwl_tx_cmd_complete(priv, rxb);
1435 else
1436 IWL_WARN(priv, "Claim null rxb?\n");
1437 }
1438
1439 /* Reuse the page if possible. For notification packets and
1440 * SKBs that fail to Rx correctly, add them back into the
1441 * rx_free list for reuse later. */
1442 spin_lock_irqsave(&rxq->lock, flags);
1443 if (rxb->page != NULL) {
1444 rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
1445 0, PAGE_SIZE << priv->hw_params.rx_page_order,
1446 PCI_DMA_FROMDEVICE);
1447 list_add_tail(&rxb->list, &rxq->rx_free);
1448 rxq->free_count++;
1449 } else
1450 list_add_tail(&rxb->list, &rxq->rx_used);
1451
1452 spin_unlock_irqrestore(&rxq->lock, flags);
1453
1454 i = (i + 1) & RX_QUEUE_MASK;
1455 /* If there are a lot of unused frames,
1456 * restock the Rx queue so ucode won't assert. */
1457 if (fill_rx) {
1458 count++;
1459 if (count >= 8) {
1460 rxq->read = i;
1461 iwl3945_rx_replenish_now(priv);
1462 count = 0;
1463 }
1464 }
1465 }
1466
1467 /* Backtrack one entry */
1468 rxq->read = i;
1469 if (fill_rx)
1470 iwl3945_rx_replenish_now(priv);
1471 else
1472 iwl3945_rx_queue_restock(priv);
1473 }
1474
1475 /* call this function to flush any scheduled tasklet */
1476 static inline void iwl_synchronize_irq(struct iwl_priv *priv)
1477 {
1478 /* wait to make sure we flush pending tasklet*/
1479 synchronize_irq(priv->pci_dev->irq);
1480 tasklet_kill(&priv->irq_tasklet);
1481 }
1482
1483 static const char *desc_lookup(int i)
1484 {
1485 switch (i) {
1486 case 1:
1487 return "FAIL";
1488 case 2:
1489 return "BAD_PARAM";
1490 case 3:
1491 return "BAD_CHECKSUM";
1492 case 4:
1493 return "NMI_INTERRUPT";
1494 case 5:
1495 return "SYSASSERT";
1496 case 6:
1497 return "FATAL_ERROR";
1498 }
1499
1500 return "UNKNOWN";
1501 }
1502
1503 #define ERROR_START_OFFSET (1 * sizeof(u32))
1504 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
1505
1506 void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
1507 {
1508 u32 i;
1509 u32 desc, time, count, base, data1;
1510 u32 blink1, blink2, ilink1, ilink2;
1511
1512 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
1513
1514 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1515 IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
1516 return;
1517 }
1518
1519
1520 count = iwl_read_targ_mem(priv, base);
1521
1522 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
1523 IWL_ERR(priv, "Start IWL Error Log Dump:\n");
1524 IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
1525 priv->status, count);
1526 }
1527
1528 IWL_ERR(priv, "Desc Time asrtPC blink2 "
1529 "ilink1 nmiPC Line\n");
1530 for (i = ERROR_START_OFFSET;
1531 i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
1532 i += ERROR_ELEM_SIZE) {
1533 desc = iwl_read_targ_mem(priv, base + i);
1534 time =
1535 iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
1536 blink1 =
1537 iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
1538 blink2 =
1539 iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
1540 ilink1 =
1541 iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
1542 ilink2 =
1543 iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
1544 data1 =
1545 iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
1546
1547 IWL_ERR(priv,
1548 "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
1549 desc_lookup(desc), desc, time, blink1, blink2,
1550 ilink1, ilink2, data1);
1551 trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
1552 0, blink1, blink2, ilink1, ilink2);
1553 }
1554 }
1555
1556 #define EVENT_START_OFFSET (6 * sizeof(u32))
1557
1558 /**
1559 * iwl3945_print_event_log - Dump error event log to syslog
1560 *
1561 */
1562 static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
1563 u32 num_events, u32 mode,
1564 int pos, char **buf, size_t bufsz)
1565 {
1566 u32 i;
1567 u32 base; /* SRAM byte address of event log header */
1568 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
1569 u32 ptr; /* SRAM byte address of log data */
1570 u32 ev, time, data; /* event log data */
1571 unsigned long reg_flags;
1572
1573 if (num_events == 0)
1574 return pos;
1575
1576 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1577
1578 if (mode == 0)
1579 event_size = 2 * sizeof(u32);
1580 else
1581 event_size = 3 * sizeof(u32);
1582
1583 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
1584
1585 /* Make sure device is powered up for SRAM reads */
1586 spin_lock_irqsave(&priv->reg_lock, reg_flags);
1587 iwl_grab_nic_access(priv);
1588
1589 /* Set starting address; reads will auto-increment */
1590 _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
1591 rmb();
1592
1593 /* "time" is actually "data" for mode 0 (no timestamp).
1594 * place event id # at far right for easier visual parsing. */
1595 for (i = 0; i < num_events; i++) {
1596 ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1597 time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1598 if (mode == 0) {
1599 /* data, ev */
1600 if (bufsz) {
1601 pos += scnprintf(*buf + pos, bufsz - pos,
1602 "0x%08x:%04u\n",
1603 time, ev);
1604 } else {
1605 IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
1606 trace_iwlwifi_dev_ucode_event(priv, 0,
1607 time, ev);
1608 }
1609 } else {
1610 data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1611 if (bufsz) {
1612 pos += scnprintf(*buf + pos, bufsz - pos,
1613 "%010u:0x%08x:%04u\n",
1614 time, data, ev);
1615 } else {
1616 IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
1617 time, data, ev);
1618 trace_iwlwifi_dev_ucode_event(priv, time,
1619 data, ev);
1620 }
1621 }
1622 }
1623
1624 /* Allow device to power down */
1625 iwl_release_nic_access(priv);
1626 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
1627 return pos;
1628 }
1629
1630 /**
1631 * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
1632 */
1633 static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
1634 u32 num_wraps, u32 next_entry,
1635 u32 size, u32 mode,
1636 int pos, char **buf, size_t bufsz)
1637 {
1638 /*
1639 * display the newest DEFAULT_LOG_ENTRIES entries
1640 * i.e the entries just before the next ont that uCode would fill.
1641 */
1642 if (num_wraps) {
1643 if (next_entry < size) {
1644 pos = iwl3945_print_event_log(priv,
1645 capacity - (size - next_entry),
1646 size - next_entry, mode,
1647 pos, buf, bufsz);
1648 pos = iwl3945_print_event_log(priv, 0,
1649 next_entry, mode,
1650 pos, buf, bufsz);
1651 } else
1652 pos = iwl3945_print_event_log(priv, next_entry - size,
1653 size, mode,
1654 pos, buf, bufsz);
1655 } else {
1656 if (next_entry < size)
1657 pos = iwl3945_print_event_log(priv, 0,
1658 next_entry, mode,
1659 pos, buf, bufsz);
1660 else
1661 pos = iwl3945_print_event_log(priv, next_entry - size,
1662 size, mode,
1663 pos, buf, bufsz);
1664 }
1665 return pos;
1666 }
1667
1668 /* For sanity check only. Actual size is determined by uCode, typ. 512 */
1669 #define IWL3945_MAX_EVENT_LOG_SIZE (512)
1670
1671 #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
1672
1673 int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
1674 char **buf, bool display)
1675 {
1676 u32 base; /* SRAM byte address of event log header */
1677 u32 capacity; /* event log capacity in # entries */
1678 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
1679 u32 num_wraps; /* # times uCode wrapped to top of log */
1680 u32 next_entry; /* index of next entry to be written by uCode */
1681 u32 size; /* # entries that we'll print */
1682 int pos = 0;
1683 size_t bufsz = 0;
1684
1685 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1686 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1687 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
1688 return pos;
1689 }
1690
1691 /* event log header */
1692 capacity = iwl_read_targ_mem(priv, base);
1693 mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
1694 num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
1695 next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
1696
1697 if (capacity > IWL3945_MAX_EVENT_LOG_SIZE) {
1698 IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
1699 capacity, IWL3945_MAX_EVENT_LOG_SIZE);
1700 capacity = IWL3945_MAX_EVENT_LOG_SIZE;
1701 }
1702
1703 if (next_entry > IWL3945_MAX_EVENT_LOG_SIZE) {
1704 IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
1705 next_entry, IWL3945_MAX_EVENT_LOG_SIZE);
1706 next_entry = IWL3945_MAX_EVENT_LOG_SIZE;
1707 }
1708
1709 size = num_wraps ? capacity : next_entry;
1710
1711 /* bail out if nothing in log */
1712 if (size == 0) {
1713 IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
1714 return pos;
1715 }
1716
1717 #ifdef CONFIG_IWLWIFI_DEBUG
1718 if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
1719 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1720 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1721 #else
1722 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1723 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1724 #endif
1725
1726 IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
1727 size);
1728
1729 #ifdef CONFIG_IWLWIFI_DEBUG
1730 if (display) {
1731 if (full_log)
1732 bufsz = capacity * 48;
1733 else
1734 bufsz = size * 48;
1735 *buf = kmalloc(bufsz, GFP_KERNEL);
1736 if (!*buf)
1737 return pos;
1738 }
1739 if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
1740 /* if uCode has wrapped back to top of log,
1741 * start at the oldest entry,
1742 * i.e the next one that uCode would fill.
1743 */
1744 if (num_wraps)
1745 pos = iwl3945_print_event_log(priv, next_entry,
1746 capacity - next_entry, mode,
1747 pos, buf, bufsz);
1748
1749 /* (then/else) start at top of log */
1750 pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
1751 pos, buf, bufsz);
1752 } else
1753 pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1754 next_entry, size, mode,
1755 pos, buf, bufsz);
1756 #else
1757 pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1758 next_entry, size, mode,
1759 pos, buf, bufsz);
1760 #endif
1761 return pos;
1762 }
1763
1764 static void iwl3945_irq_tasklet(struct iwl_priv *priv)
1765 {
1766 u32 inta, handled = 0;
1767 u32 inta_fh;
1768 unsigned long flags;
1769 #ifdef CONFIG_IWLWIFI_DEBUG
1770 u32 inta_mask;
1771 #endif
1772
1773 spin_lock_irqsave(&priv->lock, flags);
1774
1775 /* Ack/clear/reset pending uCode interrupts.
1776 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1777 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
1778 inta = iwl_read32(priv, CSR_INT);
1779 iwl_write32(priv, CSR_INT, inta);
1780
1781 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
1782 * Any new interrupts that happen after this, either while we're
1783 * in this tasklet, or later, will show up in next ISR/tasklet. */
1784 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1785 iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
1786
1787 #ifdef CONFIG_IWLWIFI_DEBUG
1788 if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
1789 /* just for debug */
1790 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1791 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
1792 inta, inta_mask, inta_fh);
1793 }
1794 #endif
1795
1796 spin_unlock_irqrestore(&priv->lock, flags);
1797
1798 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
1799 * atomic, make sure that inta covers all the interrupts that
1800 * we've discovered, even if FH interrupt came in just after
1801 * reading CSR_INT. */
1802 if (inta_fh & CSR39_FH_INT_RX_MASK)
1803 inta |= CSR_INT_BIT_FH_RX;
1804 if (inta_fh & CSR39_FH_INT_TX_MASK)
1805 inta |= CSR_INT_BIT_FH_TX;
1806
1807 /* Now service all interrupt bits discovered above. */
1808 if (inta & CSR_INT_BIT_HW_ERR) {
1809 IWL_ERR(priv, "Hardware error detected. Restarting.\n");
1810
1811 /* Tell the device to stop sending interrupts */
1812 iwl_disable_interrupts(priv);
1813
1814 priv->isr_stats.hw++;
1815 iwl_irq_handle_error(priv);
1816
1817 handled |= CSR_INT_BIT_HW_ERR;
1818
1819 return;
1820 }
1821
1822 #ifdef CONFIG_IWLWIFI_DEBUG
1823 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1824 /* NIC fires this, but we don't use it, redundant with WAKEUP */
1825 if (inta & CSR_INT_BIT_SCD) {
1826 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
1827 "the frame/frames.\n");
1828 priv->isr_stats.sch++;
1829 }
1830
1831 /* Alive notification via Rx interrupt will do the real work */
1832 if (inta & CSR_INT_BIT_ALIVE) {
1833 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
1834 priv->isr_stats.alive++;
1835 }
1836 }
1837 #endif
1838 /* Safely ignore these bits for debug checks below */
1839 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
1840
1841 /* Error detected by uCode */
1842 if (inta & CSR_INT_BIT_SW_ERR) {
1843 IWL_ERR(priv, "Microcode SW error detected. "
1844 "Restarting 0x%X.\n", inta);
1845 priv->isr_stats.sw++;
1846 priv->isr_stats.sw_err = inta;
1847 iwl_irq_handle_error(priv);
1848 handled |= CSR_INT_BIT_SW_ERR;
1849 }
1850
1851 /* uCode wakes up after power-down sleep */
1852 if (inta & CSR_INT_BIT_WAKEUP) {
1853 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
1854 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
1855 iwl_txq_update_write_ptr(priv, &priv->txq[0]);
1856 iwl_txq_update_write_ptr(priv, &priv->txq[1]);
1857 iwl_txq_update_write_ptr(priv, &priv->txq[2]);
1858 iwl_txq_update_write_ptr(priv, &priv->txq[3]);
1859 iwl_txq_update_write_ptr(priv, &priv->txq[4]);
1860 iwl_txq_update_write_ptr(priv, &priv->txq[5]);
1861
1862 priv->isr_stats.wakeup++;
1863 handled |= CSR_INT_BIT_WAKEUP;
1864 }
1865
1866 /* All uCode command responses, including Tx command responses,
1867 * Rx "responses" (frame-received notification), and other
1868 * notifications from uCode come through here*/
1869 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
1870 iwl3945_rx_handle(priv);
1871 priv->isr_stats.rx++;
1872 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1873 }
1874
1875 if (inta & CSR_INT_BIT_FH_TX) {
1876 IWL_DEBUG_ISR(priv, "Tx interrupt\n");
1877 priv->isr_stats.tx++;
1878
1879 iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
1880 iwl_write_direct32(priv, FH39_TCSR_CREDIT
1881 (FH39_SRVC_CHNL), 0x0);
1882 handled |= CSR_INT_BIT_FH_TX;
1883 }
1884
1885 if (inta & ~handled) {
1886 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
1887 priv->isr_stats.unhandled++;
1888 }
1889
1890 if (inta & ~priv->inta_mask) {
1891 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
1892 inta & ~priv->inta_mask);
1893 IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
1894 }
1895
1896 /* Re-enable all interrupts */
1897 /* only Re-enable if disabled by irq */
1898 if (test_bit(STATUS_INT_ENABLED, &priv->status))
1899 iwl_enable_interrupts(priv);
1900
1901 #ifdef CONFIG_IWLWIFI_DEBUG
1902 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1903 inta = iwl_read32(priv, CSR_INT);
1904 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1905 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1906 IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
1907 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
1908 }
1909 #endif
1910 }
1911
1912 static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
1913 enum ieee80211_band band,
1914 u8 is_active, u8 n_probes,
1915 struct iwl3945_scan_channel *scan_ch)
1916 {
1917 struct ieee80211_channel *chan;
1918 const struct ieee80211_supported_band *sband;
1919 const struct iwl_channel_info *ch_info;
1920 u16 passive_dwell = 0;
1921 u16 active_dwell = 0;
1922 int added, i;
1923
1924 sband = iwl_get_hw_mode(priv, band);
1925 if (!sband)
1926 return 0;
1927
1928 active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
1929 passive_dwell = iwl_get_passive_dwell_time(priv, band);
1930
1931 if (passive_dwell <= active_dwell)
1932 passive_dwell = active_dwell + 1;
1933
1934 for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
1935 chan = priv->scan_request->channels[i];
1936
1937 if (chan->band != band)
1938 continue;
1939
1940 scan_ch->channel = chan->hw_value;
1941
1942 ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
1943 if (!is_channel_valid(ch_info)) {
1944 IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
1945 scan_ch->channel);
1946 continue;
1947 }
1948
1949 scan_ch->active_dwell = cpu_to_le16(active_dwell);
1950 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
1951 /* If passive , set up for auto-switch
1952 * and use long active_dwell time.
1953 */
1954 if (!is_active || is_channel_passive(ch_info) ||
1955 (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
1956 scan_ch->type = 0; /* passive */
1957 if (IWL_UCODE_API(priv->ucode_ver) == 1)
1958 scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
1959 } else {
1960 scan_ch->type = 1; /* active */
1961 }
1962
1963 /* Set direct probe bits. These may be used both for active
1964 * scan channels (probes gets sent right away),
1965 * or for passive channels (probes get se sent only after
1966 * hearing clear Rx packet).*/
1967 if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
1968 if (n_probes)
1969 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1970 } else {
1971 /* uCode v1 does not allow setting direct probe bits on
1972 * passive channel. */
1973 if ((scan_ch->type & 1) && n_probes)
1974 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1975 }
1976
1977 /* Set txpower levels to defaults */
1978 scan_ch->tpc.dsp_atten = 110;
1979 /* scan_pwr_info->tpc.dsp_atten; */
1980
1981 /*scan_pwr_info->tpc.tx_gain; */
1982 if (band == IEEE80211_BAND_5GHZ)
1983 scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
1984 else {
1985 scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
1986 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
1987 * power level:
1988 * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
1989 */
1990 }
1991
1992 IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
1993 scan_ch->channel,
1994 (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
1995 (scan_ch->type & 1) ?
1996 active_dwell : passive_dwell);
1997
1998 scan_ch++;
1999 added++;
2000 }
2001
2002 IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
2003 return added;
2004 }
2005
2006 static void iwl3945_init_hw_rates(struct iwl_priv *priv,
2007 struct ieee80211_rate *rates)
2008 {
2009 int i;
2010
2011 for (i = 0; i < IWL_RATE_COUNT; i++) {
2012 rates[i].bitrate = iwl3945_rates[i].ieee * 5;
2013 rates[i].hw_value = i; /* Rate scaling will work on indexes */
2014 rates[i].hw_value_short = i;
2015 rates[i].flags = 0;
2016 if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
2017 /*
2018 * If CCK != 1M then set short preamble rate flag.
2019 */
2020 rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
2021 0 : IEEE80211_RATE_SHORT_PREAMBLE;
2022 }
2023 }
2024 }
2025
2026 /******************************************************************************
2027 *
2028 * uCode download functions
2029 *
2030 ******************************************************************************/
2031
2032 static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
2033 {
2034 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
2035 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
2036 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
2037 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
2038 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
2039 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
2040 }
2041
2042 /**
2043 * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
2044 * looking at all data.
2045 */
2046 static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
2047 {
2048 u32 val;
2049 u32 save_len = len;
2050 int rc = 0;
2051 u32 errcnt;
2052
2053 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
2054
2055 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
2056 IWL39_RTC_INST_LOWER_BOUND);
2057
2058 errcnt = 0;
2059 for (; len > 0; len -= sizeof(u32), image++) {
2060 /* read data comes through single port, auto-incr addr */
2061 /* NOTE: Use the debugless read so we don't flood kernel log
2062 * if IWL_DL_IO is set */
2063 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
2064 if (val != le32_to_cpu(*image)) {
2065 IWL_ERR(priv, "uCode INST section is invalid at "
2066 "offset 0x%x, is 0x%x, s/b 0x%x\n",
2067 save_len - len, val, le32_to_cpu(*image));
2068 rc = -EIO;
2069 errcnt++;
2070 if (errcnt >= 20)
2071 break;
2072 }
2073 }
2074
2075
2076 if (!errcnt)
2077 IWL_DEBUG_INFO(priv,
2078 "ucode image in INSTRUCTION memory is good\n");
2079
2080 return rc;
2081 }
2082
2083
2084 /**
2085 * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
2086 * using sample data 100 bytes apart. If these sample points are good,
2087 * it's a pretty good bet that everything between them is good, too.
2088 */
2089 static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
2090 {
2091 u32 val;
2092 int rc = 0;
2093 u32 errcnt = 0;
2094 u32 i;
2095
2096 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
2097
2098 for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
2099 /* read data comes through single port, auto-incr addr */
2100 /* NOTE: Use the debugless read so we don't flood kernel log
2101 * if IWL_DL_IO is set */
2102 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
2103 i + IWL39_RTC_INST_LOWER_BOUND);
2104 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
2105 if (val != le32_to_cpu(*image)) {
2106 #if 0 /* Enable this if you want to see details */
2107 IWL_ERR(priv, "uCode INST section is invalid at "
2108 "offset 0x%x, is 0x%x, s/b 0x%x\n",
2109 i, val, *image);
2110 #endif
2111 rc = -EIO;
2112 errcnt++;
2113 if (errcnt >= 3)
2114 break;
2115 }
2116 }
2117
2118 return rc;
2119 }
2120
2121
2122 /**
2123 * iwl3945_verify_ucode - determine which instruction image is in SRAM,
2124 * and verify its contents
2125 */
2126 static int iwl3945_verify_ucode(struct iwl_priv *priv)
2127 {
2128 __le32 *image;
2129 u32 len;
2130 int rc = 0;
2131
2132 /* Try bootstrap */
2133 image = (__le32 *)priv->ucode_boot.v_addr;
2134 len = priv->ucode_boot.len;
2135 rc = iwl3945_verify_inst_sparse(priv, image, len);
2136 if (rc == 0) {
2137 IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
2138 return 0;
2139 }
2140
2141 /* Try initialize */
2142 image = (__le32 *)priv->ucode_init.v_addr;
2143 len = priv->ucode_init.len;
2144 rc = iwl3945_verify_inst_sparse(priv, image, len);
2145 if (rc == 0) {
2146 IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
2147 return 0;
2148 }
2149
2150 /* Try runtime/protocol */
2151 image = (__le32 *)priv->ucode_code.v_addr;
2152 len = priv->ucode_code.len;
2153 rc = iwl3945_verify_inst_sparse(priv, image, len);
2154 if (rc == 0) {
2155 IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
2156 return 0;
2157 }
2158
2159 IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
2160
2161 /* Since nothing seems to match, show first several data entries in
2162 * instruction SRAM, so maybe visual inspection will give a clue.
2163 * Selection of bootstrap image (vs. other images) is arbitrary. */
2164 image = (__le32 *)priv->ucode_boot.v_addr;
2165 len = priv->ucode_boot.len;
2166 rc = iwl3945_verify_inst_full(priv, image, len);
2167
2168 return rc;
2169 }
2170
2171 static void iwl3945_nic_start(struct iwl_priv *priv)
2172 {
2173 /* Remove all resets to allow NIC to operate */
2174 iwl_write32(priv, CSR_RESET, 0);
2175 }
2176
2177 /**
2178 * iwl3945_read_ucode - Read uCode images from disk file.
2179 *
2180 * Copy into buffers for card to fetch via bus-mastering
2181 */
2182 static int iwl3945_read_ucode(struct iwl_priv *priv)
2183 {
2184 const struct iwl_ucode_header *ucode;
2185 int ret = -EINVAL, index;
2186 const struct firmware *ucode_raw;
2187 /* firmware file name contains uCode/driver compatibility version */
2188 const char *name_pre = priv->cfg->fw_name_pre;
2189 const unsigned int api_max = priv->cfg->ucode_api_max;
2190 const unsigned int api_min = priv->cfg->ucode_api_min;
2191 char buf[25];
2192 u8 *src;
2193 size_t len;
2194 u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
2195
2196 /* Ask kernel firmware_class module to get the boot firmware off disk.
2197 * request_firmware() is synchronous, file is in memory on return. */
2198 for (index = api_max; index >= api_min; index--) {
2199 sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
2200 ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
2201 if (ret < 0) {
2202 IWL_ERR(priv, "%s firmware file req failed: %d\n",
2203 buf, ret);
2204 if (ret == -ENOENT)
2205 continue;
2206 else
2207 goto error;
2208 } else {
2209 if (index < api_max)
2210 IWL_ERR(priv, "Loaded firmware %s, "
2211 "which is deprecated. "
2212 " Please use API v%u instead.\n",
2213 buf, api_max);
2214 IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
2215 "(%zd bytes) from disk\n",
2216 buf, ucode_raw->size);
2217 break;
2218 }
2219 }
2220
2221 if (ret < 0)
2222 goto error;
2223
2224 /* Make sure that we got at least our header! */
2225 if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
2226 IWL_ERR(priv, "File size way too small!\n");
2227 ret = -EINVAL;
2228 goto err_release;
2229 }
2230
2231 /* Data from ucode file: header followed by uCode images */
2232 ucode = (struct iwl_ucode_header *)ucode_raw->data;
2233
2234 priv->ucode_ver = le32_to_cpu(ucode->ver);
2235 api_ver = IWL_UCODE_API(priv->ucode_ver);
2236 inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
2237 data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
2238 init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
2239 init_data_size =
2240 priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
2241 boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
2242 src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
2243
2244 /* api_ver should match the api version forming part of the
2245 * firmware filename ... but we don't check for that and only rely
2246 * on the API version read from firmware header from here on forward */
2247
2248 if (api_ver < api_min || api_ver > api_max) {
2249 IWL_ERR(priv, "Driver unable to support your firmware API. "
2250 "Driver supports v%u, firmware is v%u.\n",
2251 api_max, api_ver);
2252 priv->ucode_ver = 0;
2253 ret = -EINVAL;
2254 goto err_release;
2255 }
2256 if (api_ver != api_max)
2257 IWL_ERR(priv, "Firmware has old API version. Expected %u, "
2258 "got %u. New firmware can be obtained "
2259 "from http://www.intellinuxwireless.org.\n",
2260 api_max, api_ver);
2261
2262 IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
2263 IWL_UCODE_MAJOR(priv->ucode_ver),
2264 IWL_UCODE_MINOR(priv->ucode_ver),
2265 IWL_UCODE_API(priv->ucode_ver),
2266 IWL_UCODE_SERIAL(priv->ucode_ver));
2267
2268 snprintf(priv->hw->wiphy->fw_version,
2269 sizeof(priv->hw->wiphy->fw_version),
2270 "%u.%u.%u.%u",
2271 IWL_UCODE_MAJOR(priv->ucode_ver),
2272 IWL_UCODE_MINOR(priv->ucode_ver),
2273 IWL_UCODE_API(priv->ucode_ver),
2274 IWL_UCODE_SERIAL(priv->ucode_ver));
2275
2276 IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
2277 priv->ucode_ver);
2278 IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
2279 inst_size);
2280 IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
2281 data_size);
2282 IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
2283 init_size);
2284 IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
2285 init_data_size);
2286 IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
2287 boot_size);
2288
2289
2290 /* Verify size of file vs. image size info in file's header */
2291 if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
2292 inst_size + data_size + init_size +
2293 init_data_size + boot_size) {
2294
2295 IWL_DEBUG_INFO(priv,
2296 "uCode file size %zd does not match expected size\n",
2297 ucode_raw->size);
2298 ret = -EINVAL;
2299 goto err_release;
2300 }
2301
2302 /* Verify that uCode images will fit in card's SRAM */
2303 if (inst_size > IWL39_MAX_INST_SIZE) {
2304 IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
2305 inst_size);
2306 ret = -EINVAL;
2307 goto err_release;
2308 }
2309
2310 if (data_size > IWL39_MAX_DATA_SIZE) {
2311 IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
2312 data_size);
2313 ret = -EINVAL;
2314 goto err_release;
2315 }
2316 if (init_size > IWL39_MAX_INST_SIZE) {
2317 IWL_DEBUG_INFO(priv,
2318 "uCode init instr len %d too large to fit in\n",
2319 init_size);
2320 ret = -EINVAL;
2321 goto err_release;
2322 }
2323 if (init_data_size > IWL39_MAX_DATA_SIZE) {
2324 IWL_DEBUG_INFO(priv,
2325 "uCode init data len %d too large to fit in\n",
2326 init_data_size);
2327 ret = -EINVAL;
2328 goto err_release;
2329 }
2330 if (boot_size > IWL39_MAX_BSM_SIZE) {
2331 IWL_DEBUG_INFO(priv,
2332 "uCode boot instr len %d too large to fit in\n",
2333 boot_size);
2334 ret = -EINVAL;
2335 goto err_release;
2336 }
2337
2338 /* Allocate ucode buffers for card's bus-master loading ... */
2339
2340 /* Runtime instructions and 2 copies of data:
2341 * 1) unmodified from disk
2342 * 2) backup cache for save/restore during power-downs */
2343 priv->ucode_code.len = inst_size;
2344 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
2345
2346 priv->ucode_data.len = data_size;
2347 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
2348
2349 priv->ucode_data_backup.len = data_size;
2350 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
2351
2352 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
2353 !priv->ucode_data_backup.v_addr)
2354 goto err_pci_alloc;
2355
2356 /* Initialization instructions and data */
2357 if (init_size && init_data_size) {
2358 priv->ucode_init.len = init_size;
2359 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
2360
2361 priv->ucode_init_data.len = init_data_size;
2362 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
2363
2364 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
2365 goto err_pci_alloc;
2366 }
2367
2368 /* Bootstrap (instructions only, no data) */
2369 if (boot_size) {
2370 priv->ucode_boot.len = boot_size;
2371 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
2372
2373 if (!priv->ucode_boot.v_addr)
2374 goto err_pci_alloc;
2375 }
2376
2377 /* Copy images into buffers for card's bus-master reads ... */
2378
2379 /* Runtime instructions (first block of data in file) */
2380 len = inst_size;
2381 IWL_DEBUG_INFO(priv,
2382 "Copying (but not loading) uCode instr len %zd\n", len);
2383 memcpy(priv->ucode_code.v_addr, src, len);
2384 src += len;
2385
2386 IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
2387 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
2388
2389 /* Runtime data (2nd block)
2390 * NOTE: Copy into backup buffer will be done in iwl3945_up() */
2391 len = data_size;
2392 IWL_DEBUG_INFO(priv,
2393 "Copying (but not loading) uCode data len %zd\n", len);
2394 memcpy(priv->ucode_data.v_addr, src, len);
2395 memcpy(priv->ucode_data_backup.v_addr, src, len);
2396 src += len;
2397
2398 /* Initialization instructions (3rd block) */
2399 if (init_size) {
2400 len = init_size;
2401 IWL_DEBUG_INFO(priv,
2402 "Copying (but not loading) init instr len %zd\n", len);
2403 memcpy(priv->ucode_init.v_addr, src, len);
2404 src += len;
2405 }
2406
2407 /* Initialization data (4th block) */
2408 if (init_data_size) {
2409 len = init_data_size;
2410 IWL_DEBUG_INFO(priv,
2411 "Copying (but not loading) init data len %zd\n", len);
2412 memcpy(priv->ucode_init_data.v_addr, src, len);
2413 src += len;
2414 }
2415
2416 /* Bootstrap instructions (5th block) */
2417 len = boot_size;
2418 IWL_DEBUG_INFO(priv,
2419 "Copying (but not loading) boot instr len %zd\n", len);
2420 memcpy(priv->ucode_boot.v_addr, src, len);
2421
2422 /* We have our copies now, allow OS release its copies */
2423 release_firmware(ucode_raw);
2424 return 0;
2425
2426 err_pci_alloc:
2427 IWL_ERR(priv, "failed to allocate pci memory\n");
2428 ret = -ENOMEM;
2429 iwl3945_dealloc_ucode_pci(priv);
2430
2431 err_release:
2432 release_firmware(ucode_raw);
2433
2434 error:
2435 return ret;
2436 }
2437
2438
2439 /**
2440 * iwl3945_set_ucode_ptrs - Set uCode address location
2441 *
2442 * Tell initialization uCode where to find runtime uCode.
2443 *
2444 * BSM registers initially contain pointers to initialization uCode.
2445 * We need to replace them to load runtime uCode inst and data,
2446 * and to save runtime data when powering down.
2447 */
2448 static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
2449 {
2450 dma_addr_t pinst;
2451 dma_addr_t pdata;
2452
2453 /* bits 31:0 for 3945 */
2454 pinst = priv->ucode_code.p_addr;
2455 pdata = priv->ucode_data_backup.p_addr;
2456
2457 /* Tell bootstrap uCode where to find image to load */
2458 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2459 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2460 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
2461 priv->ucode_data.len);
2462
2463 /* Inst byte count must be last to set up, bit 31 signals uCode
2464 * that all new ptr/size info is in place */
2465 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
2466 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
2467
2468 IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
2469
2470 return 0;
2471 }
2472
2473 /**
2474 * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
2475 *
2476 * Called after REPLY_ALIVE notification received from "initialize" uCode.
2477 *
2478 * Tell "initialize" uCode to go ahead and load the runtime uCode.
2479 */
2480 static void iwl3945_init_alive_start(struct iwl_priv *priv)
2481 {
2482 /* Check alive response for "valid" sign from uCode */
2483 if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
2484 /* We had an error bringing up the hardware, so take it
2485 * all the way back down so we can try again */
2486 IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
2487 goto restart;
2488 }
2489
2490 /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
2491 * This is a paranoid check, because we would not have gotten the
2492 * "initialize" alive if code weren't properly loaded. */
2493 if (iwl3945_verify_ucode(priv)) {
2494 /* Runtime instruction load was bad;
2495 * take it all the way back down so we can try again */
2496 IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
2497 goto restart;
2498 }
2499
2500 /* Send pointers to protocol/runtime uCode image ... init code will
2501 * load and launch runtime uCode, which will send us another "Alive"
2502 * notification. */
2503 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
2504 if (iwl3945_set_ucode_ptrs(priv)) {
2505 /* Runtime instruction load won't happen;
2506 * take it all the way back down so we can try again */
2507 IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
2508 goto restart;
2509 }
2510 return;
2511
2512 restart:
2513 queue_work(priv->workqueue, &priv->restart);
2514 }
2515
2516 /**
2517 * iwl3945_alive_start - called after REPLY_ALIVE notification received
2518 * from protocol/runtime uCode (initialization uCode's
2519 * Alive gets handled by iwl3945_init_alive_start()).
2520 */
2521 static void iwl3945_alive_start(struct iwl_priv *priv)
2522 {
2523 int thermal_spin = 0;
2524 u32 rfkill;
2525
2526 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
2527
2528 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
2529 /* We had an error bringing up the hardware, so take it
2530 * all the way back down so we can try again */
2531 IWL_DEBUG_INFO(priv, "Alive failed.\n");
2532 goto restart;
2533 }
2534
2535 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
2536 * This is a paranoid check, because we would not have gotten the
2537 * "runtime" alive if code weren't properly loaded. */
2538 if (iwl3945_verify_ucode(priv)) {
2539 /* Runtime instruction load was bad;
2540 * take it all the way back down so we can try again */
2541 IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
2542 goto restart;
2543 }
2544
2545 iwl_clear_stations_table(priv);
2546
2547 rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
2548 IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
2549
2550 if (rfkill & 0x1) {
2551 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2552 /* if RFKILL is not on, then wait for thermal
2553 * sensor in adapter to kick in */
2554 while (iwl3945_hw_get_temperature(priv) == 0) {
2555 thermal_spin++;
2556 udelay(10);
2557 }
2558
2559 if (thermal_spin)
2560 IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
2561 thermal_spin * 10);
2562 } else
2563 set_bit(STATUS_RF_KILL_HW, &priv->status);
2564
2565 /* After the ALIVE response, we can send commands to 3945 uCode */
2566 set_bit(STATUS_ALIVE, &priv->status);
2567
2568 if (iwl_is_rfkill(priv))
2569 return;
2570
2571 ieee80211_wake_queues(priv->hw);
2572
2573 priv->active_rate = priv->rates_mask;
2574 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
2575
2576 iwl_power_update_mode(priv, true);
2577
2578 if (iwl_is_associated(priv)) {
2579 struct iwl3945_rxon_cmd *active_rxon =
2580 (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
2581
2582 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
2583 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
2584 } else {
2585 /* Initialize our rx_config data */
2586 iwl_connection_init_rx_config(priv, priv->iw_mode);
2587 }
2588
2589 /* Configure Bluetooth device coexistence support */
2590 iwl_send_bt_config(priv);
2591
2592 /* Configure the adapter for unassociated operation */
2593 iwlcore_commit_rxon(priv);
2594
2595 iwl3945_reg_txpower_periodic(priv);
2596
2597 iwl_leds_init(priv);
2598
2599 IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
2600 set_bit(STATUS_READY, &priv->status);
2601 wake_up_interruptible(&priv->wait_command_queue);
2602
2603 /* reassociate for ADHOC mode */
2604 if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
2605 struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
2606 priv->vif);
2607 if (beacon)
2608 iwl_mac_beacon_update(priv->hw, beacon);
2609 }
2610
2611 if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
2612 iwl_set_mode(priv, priv->iw_mode);
2613
2614 return;
2615
2616 restart:
2617 queue_work(priv->workqueue, &priv->restart);
2618 }
2619
2620 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
2621
2622 static void __iwl3945_down(struct iwl_priv *priv)
2623 {
2624 unsigned long flags;
2625 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
2626 struct ieee80211_conf *conf = NULL;
2627
2628 IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
2629
2630 conf = ieee80211_get_hw_conf(priv->hw);
2631
2632 if (!exit_pending)
2633 set_bit(STATUS_EXIT_PENDING, &priv->status);
2634
2635 iwl_clear_stations_table(priv);
2636
2637 /* Unblock any waiting calls */
2638 wake_up_interruptible_all(&priv->wait_command_queue);
2639
2640 /* Wipe out the EXIT_PENDING status bit if we are not actually
2641 * exiting the module */
2642 if (!exit_pending)
2643 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2644
2645 /* stop and reset the on-board processor */
2646 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
2647
2648 /* tell the device to stop sending interrupts */
2649 spin_lock_irqsave(&priv->lock, flags);
2650 iwl_disable_interrupts(priv);
2651 spin_unlock_irqrestore(&priv->lock, flags);
2652 iwl_synchronize_irq(priv);
2653
2654 if (priv->mac80211_registered)
2655 ieee80211_stop_queues(priv->hw);
2656
2657 /* If we have not previously called iwl3945_init() then
2658 * clear all bits but the RF Kill bits and return */
2659 if (!iwl_is_init(priv)) {
2660 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2661 STATUS_RF_KILL_HW |
2662 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2663 STATUS_GEO_CONFIGURED |
2664 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2665 STATUS_EXIT_PENDING;
2666 goto exit;
2667 }
2668
2669 /* ...otherwise clear out all the status bits but the RF Kill
2670 * bit and continue taking the NIC down. */
2671 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2672 STATUS_RF_KILL_HW |
2673 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2674 STATUS_GEO_CONFIGURED |
2675 test_bit(STATUS_FW_ERROR, &priv->status) <<
2676 STATUS_FW_ERROR |
2677 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2678 STATUS_EXIT_PENDING;
2679
2680 iwl3945_hw_txq_ctx_stop(priv);
2681 iwl3945_hw_rxq_stop(priv);
2682
2683 /* Power-down device's busmaster DMA clocks */
2684 iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
2685 udelay(5);
2686
2687 /* Stop the device, and put it in low power state */
2688 priv->cfg->ops->lib->apm_ops.stop(priv);
2689
2690 exit:
2691 memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
2692
2693 if (priv->ibss_beacon)
2694 dev_kfree_skb(priv->ibss_beacon);
2695 priv->ibss_beacon = NULL;
2696
2697 /* clear out any free frames */
2698 iwl3945_clear_free_frames(priv);
2699 }
2700
2701 static void iwl3945_down(struct iwl_priv *priv)
2702 {
2703 mutex_lock(&priv->mutex);
2704 __iwl3945_down(priv);
2705 mutex_unlock(&priv->mutex);
2706
2707 iwl3945_cancel_deferred_work(priv);
2708 }
2709
2710 #define MAX_HW_RESTARTS 5
2711
2712 static int __iwl3945_up(struct iwl_priv *priv)
2713 {
2714 int rc, i;
2715
2716 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2717 IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
2718 return -EIO;
2719 }
2720
2721 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
2722 IWL_ERR(priv, "ucode not available for device bring up\n");
2723 return -EIO;
2724 }
2725
2726 /* If platform's RF_KILL switch is NOT set to KILL */
2727 if (iwl_read32(priv, CSR_GP_CNTRL) &
2728 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
2729 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2730 else {
2731 set_bit(STATUS_RF_KILL_HW, &priv->status);
2732 IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
2733 return -ENODEV;
2734 }
2735
2736 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2737
2738 rc = iwl3945_hw_nic_init(priv);
2739 if (rc) {
2740 IWL_ERR(priv, "Unable to int nic\n");
2741 return rc;
2742 }
2743
2744 /* make sure rfkill handshake bits are cleared */
2745 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2746 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
2747 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
2748
2749 /* clear (again), then enable host interrupts */
2750 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2751 iwl_enable_interrupts(priv);
2752
2753 /* really make sure rfkill handshake bits are cleared */
2754 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2755 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2756
2757 /* Copy original ucode data image from disk into backup cache.
2758 * This will be used to initialize the on-board processor's
2759 * data SRAM for a clean start when the runtime program first loads. */
2760 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
2761 priv->ucode_data.len);
2762
2763 /* We return success when we resume from suspend and rf_kill is on. */
2764 if (test_bit(STATUS_RF_KILL_HW, &priv->status))
2765 return 0;
2766
2767 for (i = 0; i < MAX_HW_RESTARTS; i++) {
2768
2769 iwl_clear_stations_table(priv);
2770
2771 /* load bootstrap state machine,
2772 * load bootstrap program into processor's memory,
2773 * prepare to load the "initialize" uCode */
2774 priv->cfg->ops->lib->load_ucode(priv);
2775
2776 if (rc) {
2777 IWL_ERR(priv,
2778 "Unable to set up bootstrap uCode: %d\n", rc);
2779 continue;
2780 }
2781
2782 /* start card; "initialize" will load runtime ucode */
2783 iwl3945_nic_start(priv);
2784
2785 IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
2786
2787 return 0;
2788 }
2789
2790 set_bit(STATUS_EXIT_PENDING, &priv->status);
2791 __iwl3945_down(priv);
2792 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2793
2794 /* tried to restart and config the device for as long as our
2795 * patience could withstand */
2796 IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
2797 return -EIO;
2798 }
2799
2800
2801 /*****************************************************************************
2802 *
2803 * Workqueue callbacks
2804 *
2805 *****************************************************************************/
2806
2807 static void iwl3945_bg_init_alive_start(struct work_struct *data)
2808 {
2809 struct iwl_priv *priv =
2810 container_of(data, struct iwl_priv, init_alive_start.work);
2811
2812 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2813 return;
2814
2815 mutex_lock(&priv->mutex);
2816 iwl3945_init_alive_start(priv);
2817 mutex_unlock(&priv->mutex);
2818 }
2819
2820 static void iwl3945_bg_alive_start(struct work_struct *data)
2821 {
2822 struct iwl_priv *priv =
2823 container_of(data, struct iwl_priv, alive_start.work);
2824
2825 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2826 return;
2827
2828 mutex_lock(&priv->mutex);
2829 iwl3945_alive_start(priv);
2830 mutex_unlock(&priv->mutex);
2831 }
2832
2833 /*
2834 * 3945 cannot interrupt driver when hardware rf kill switch toggles;
2835 * driver must poll CSR_GP_CNTRL_REG register for change. This register
2836 * *is* readable even when device has been SW_RESET into low power mode
2837 * (e.g. during RF KILL).
2838 */
2839 static void iwl3945_rfkill_poll(struct work_struct *data)
2840 {
2841 struct iwl_priv *priv =
2842 container_of(data, struct iwl_priv, rfkill_poll.work);
2843 bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
2844 bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
2845 & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
2846
2847 if (new_rfkill != old_rfkill) {
2848 if (new_rfkill)
2849 set_bit(STATUS_RF_KILL_HW, &priv->status);
2850 else
2851 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2852
2853 wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
2854
2855 IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
2856 new_rfkill ? "disable radio" : "enable radio");
2857 }
2858
2859 /* Keep this running, even if radio now enabled. This will be
2860 * cancelled in mac_start() if system decides to start again */
2861 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
2862 round_jiffies_relative(2 * HZ));
2863
2864 }
2865
2866 #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
2867 static void iwl3945_bg_request_scan(struct work_struct *data)
2868 {
2869 struct iwl_priv *priv =
2870 container_of(data, struct iwl_priv, request_scan);
2871 struct iwl_host_cmd cmd = {
2872 .id = REPLY_SCAN_CMD,
2873 .len = sizeof(struct iwl3945_scan_cmd),
2874 .flags = CMD_SIZE_HUGE,
2875 };
2876 int rc = 0;
2877 struct iwl3945_scan_cmd *scan;
2878 struct ieee80211_conf *conf = NULL;
2879 u8 n_probes = 0;
2880 enum ieee80211_band band;
2881 bool is_active = false;
2882
2883 conf = ieee80211_get_hw_conf(priv->hw);
2884
2885 mutex_lock(&priv->mutex);
2886
2887 cancel_delayed_work(&priv->scan_check);
2888
2889 if (!iwl_is_ready(priv)) {
2890 IWL_WARN(priv, "request scan called when driver not ready.\n");
2891 goto done;
2892 }
2893
2894 /* Make sure the scan wasn't canceled before this queued work
2895 * was given the chance to run... */
2896 if (!test_bit(STATUS_SCANNING, &priv->status))
2897 goto done;
2898
2899 /* This should never be called or scheduled if there is currently
2900 * a scan active in the hardware. */
2901 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
2902 IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
2903 "Ignoring second request.\n");
2904 rc = -EIO;
2905 goto done;
2906 }
2907
2908 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2909 IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
2910 goto done;
2911 }
2912
2913 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2914 IWL_DEBUG_HC(priv,
2915 "Scan request while abort pending. Queuing.\n");
2916 goto done;
2917 }
2918
2919 if (iwl_is_rfkill(priv)) {
2920 IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
2921 goto done;
2922 }
2923
2924 if (!test_bit(STATUS_READY, &priv->status)) {
2925 IWL_DEBUG_HC(priv,
2926 "Scan request while uninitialized. Queuing.\n");
2927 goto done;
2928 }
2929
2930 if (!priv->scan_bands) {
2931 IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
2932 goto done;
2933 }
2934
2935 if (!priv->scan) {
2936 priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
2937 IWL_MAX_SCAN_SIZE, GFP_KERNEL);
2938 if (!priv->scan) {
2939 rc = -ENOMEM;
2940 goto done;
2941 }
2942 }
2943 scan = priv->scan;
2944 memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
2945
2946 scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
2947 scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
2948
2949 if (iwl_is_associated(priv)) {
2950 u16 interval = 0;
2951 u32 extra;
2952 u32 suspend_time = 100;
2953 u32 scan_suspend_time = 100;
2954 unsigned long flags;
2955
2956 IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
2957
2958 spin_lock_irqsave(&priv->lock, flags);
2959 interval = priv->beacon_int;
2960 spin_unlock_irqrestore(&priv->lock, flags);
2961
2962 scan->suspend_time = 0;
2963 scan->max_out_time = cpu_to_le32(200 * 1024);
2964 if (!interval)
2965 interval = suspend_time;
2966 /*
2967 * suspend time format:
2968 * 0-19: beacon interval in usec (time before exec.)
2969 * 20-23: 0
2970 * 24-31: number of beacons (suspend between channels)
2971 */
2972
2973 extra = (suspend_time / interval) << 24;
2974 scan_suspend_time = 0xFF0FFFFF &
2975 (extra | ((suspend_time % interval) * 1024));
2976
2977 scan->suspend_time = cpu_to_le32(scan_suspend_time);
2978 IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
2979 scan_suspend_time, interval);
2980 }
2981
2982 if (priv->scan_request->n_ssids) {
2983 int i, p = 0;
2984 IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
2985 for (i = 0; i < priv->scan_request->n_ssids; i++) {
2986 /* always does wildcard anyway */
2987 if (!priv->scan_request->ssids[i].ssid_len)
2988 continue;
2989 scan->direct_scan[p].id = WLAN_EID_SSID;
2990 scan->direct_scan[p].len =
2991 priv->scan_request->ssids[i].ssid_len;
2992 memcpy(scan->direct_scan[p].ssid,
2993 priv->scan_request->ssids[i].ssid,
2994 priv->scan_request->ssids[i].ssid_len);
2995 n_probes++;
2996 p++;
2997 }
2998 is_active = true;
2999 } else
3000 IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
3001
3002 /* We don't build a direct scan probe request; the uCode will do
3003 * that based on the direct_mask added to each channel entry */
3004 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
3005 scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
3006 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
3007
3008 /* flags + rate selection */
3009
3010 if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
3011 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
3012 scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
3013 scan->good_CRC_th = 0;
3014 band = IEEE80211_BAND_2GHZ;
3015 } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
3016 scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
3017 /*
3018 * If active scaning is requested but a certain channel
3019 * is marked passive, we can do active scanning if we
3020 * detect transmissions.
3021 */
3022 scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
3023 band = IEEE80211_BAND_5GHZ;
3024 } else {
3025 IWL_WARN(priv, "Invalid scan band count\n");
3026 goto done;
3027 }
3028
3029 scan->tx_cmd.len = cpu_to_le16(
3030 iwl_fill_probe_req(priv,
3031 (struct ieee80211_mgmt *)scan->data,
3032 priv->scan_request->ie,
3033 priv->scan_request->ie_len,
3034 IWL_MAX_SCAN_SIZE - sizeof(*scan)));
3035
3036 /* select Rx antennas */
3037 scan->flags |= iwl3945_get_antenna_flags(priv);
3038
3039 if (iwl_is_monitor_mode(priv))
3040 scan->filter_flags = RXON_FILTER_PROMISC_MSK;
3041
3042 scan->channel_count =
3043 iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
3044 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
3045
3046 if (scan->channel_count == 0) {
3047 IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
3048 goto done;
3049 }
3050
3051 cmd.len += le16_to_cpu(scan->tx_cmd.len) +
3052 scan->channel_count * sizeof(struct iwl3945_scan_channel);
3053 cmd.data = scan;
3054 scan->len = cpu_to_le16(cmd.len);
3055
3056 set_bit(STATUS_SCAN_HW, &priv->status);
3057 rc = iwl_send_cmd_sync(priv, &cmd);
3058 if (rc)
3059 goto done;
3060
3061 queue_delayed_work(priv->workqueue, &priv->scan_check,
3062 IWL_SCAN_CHECK_WATCHDOG);
3063
3064 mutex_unlock(&priv->mutex);
3065 return;
3066
3067 done:
3068 /* can not perform scan make sure we clear scanning
3069 * bits from status so next scan request can be performed.
3070 * if we dont clear scanning status bit here all next scan
3071 * will fail
3072 */
3073 clear_bit(STATUS_SCAN_HW, &priv->status);
3074 clear_bit(STATUS_SCANNING, &priv->status);
3075
3076 /* inform mac80211 scan aborted */
3077 queue_work(priv->workqueue, &priv->scan_completed);
3078 mutex_unlock(&priv->mutex);
3079 }
3080
3081 static void iwl3945_bg_up(struct work_struct *data)
3082 {
3083 struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
3084
3085 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3086 return;
3087
3088 mutex_lock(&priv->mutex);
3089 __iwl3945_up(priv);
3090 mutex_unlock(&priv->mutex);
3091 }
3092
3093 static void iwl3945_bg_restart(struct work_struct *data)
3094 {
3095 struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
3096
3097 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3098 return;
3099
3100 if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
3101 mutex_lock(&priv->mutex);
3102 priv->vif = NULL;
3103 priv->is_open = 0;
3104 mutex_unlock(&priv->mutex);
3105 iwl3945_down(priv);
3106 ieee80211_restart_hw(priv->hw);
3107 } else {
3108 iwl3945_down(priv);
3109 queue_work(priv->workqueue, &priv->up);
3110 }
3111 }
3112
3113 static void iwl3945_bg_rx_replenish(struct work_struct *data)
3114 {
3115 struct iwl_priv *priv =
3116 container_of(data, struct iwl_priv, rx_replenish);
3117
3118 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3119 return;
3120
3121 mutex_lock(&priv->mutex);
3122 iwl3945_rx_replenish(priv);
3123 mutex_unlock(&priv->mutex);
3124 }
3125
3126 #define IWL_DELAY_NEXT_SCAN (HZ*2)
3127
3128 void iwl3945_post_associate(struct iwl_priv *priv)
3129 {
3130 int rc = 0;
3131 struct ieee80211_conf *conf = NULL;
3132
3133 if (priv->iw_mode == NL80211_IFTYPE_AP) {
3134 IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
3135 return;
3136 }
3137
3138
3139 IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
3140 priv->assoc_id, priv->active_rxon.bssid_addr);
3141
3142 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3143 return;
3144
3145 if (!priv->vif || !priv->is_open)
3146 return;
3147
3148 iwl_scan_cancel_timeout(priv, 200);
3149
3150 conf = ieee80211_get_hw_conf(priv->hw);
3151
3152 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3153 iwlcore_commit_rxon(priv);
3154
3155 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3156 iwl_setup_rxon_timing(priv);
3157 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3158 sizeof(priv->rxon_timing), &priv->rxon_timing);
3159 if (rc)
3160 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3161 "Attempting to continue.\n");
3162
3163 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3164
3165 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
3166
3167 IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
3168 priv->assoc_id, priv->beacon_int);
3169
3170 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
3171 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
3172 else
3173 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
3174
3175 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3176 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
3177 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
3178 else
3179 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3180
3181 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
3182 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3183
3184 }
3185
3186 iwlcore_commit_rxon(priv);
3187
3188 switch (priv->iw_mode) {
3189 case NL80211_IFTYPE_STATION:
3190 iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
3191 break;
3192
3193 case NL80211_IFTYPE_ADHOC:
3194
3195 priv->assoc_id = 1;
3196 iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
3197 iwl3945_sync_sta(priv, IWL_STA_ID,
3198 (priv->band == IEEE80211_BAND_5GHZ) ?
3199 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
3200 CMD_ASYNC);
3201 iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
3202 iwl3945_send_beacon_cmd(priv);
3203
3204 break;
3205
3206 default:
3207 IWL_ERR(priv, "%s Should not be called in %d mode\n",
3208 __func__, priv->iw_mode);
3209 break;
3210 }
3211
3212 iwl_activate_qos(priv, 0);
3213
3214 /* we have just associated, don't start scan too early */
3215 priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
3216 }
3217
3218 /*****************************************************************************
3219 *
3220 * mac80211 entry point functions
3221 *
3222 *****************************************************************************/
3223
3224 #define UCODE_READY_TIMEOUT (2 * HZ)
3225
3226 static int iwl3945_mac_start(struct ieee80211_hw *hw)
3227 {
3228 struct iwl_priv *priv = hw->priv;
3229 int ret;
3230
3231 IWL_DEBUG_MAC80211(priv, "enter\n");
3232
3233 /* we should be verifying the device is ready to be opened */
3234 mutex_lock(&priv->mutex);
3235
3236 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
3237 * ucode filename and max sizes are card-specific. */
3238
3239 if (!priv->ucode_code.len) {
3240 ret = iwl3945_read_ucode(priv);
3241 if (ret) {
3242 IWL_ERR(priv, "Could not read microcode: %d\n", ret);
3243 mutex_unlock(&priv->mutex);
3244 goto out_release_irq;
3245 }
3246 }
3247
3248 ret = __iwl3945_up(priv);
3249
3250 mutex_unlock(&priv->mutex);
3251
3252 if (ret)
3253 goto out_release_irq;
3254
3255 IWL_DEBUG_INFO(priv, "Start UP work.\n");
3256
3257 /* Wait for START_ALIVE from ucode. Otherwise callbacks from
3258 * mac80211 will not be run successfully. */
3259 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
3260 test_bit(STATUS_READY, &priv->status),
3261 UCODE_READY_TIMEOUT);
3262 if (!ret) {
3263 if (!test_bit(STATUS_READY, &priv->status)) {
3264 IWL_ERR(priv,
3265 "Wait for START_ALIVE timeout after %dms.\n",
3266 jiffies_to_msecs(UCODE_READY_TIMEOUT));
3267 ret = -ETIMEDOUT;
3268 goto out_release_irq;
3269 }
3270 }
3271
3272 /* ucode is running and will send rfkill notifications,
3273 * no need to poll the killswitch state anymore */
3274 cancel_delayed_work(&priv->rfkill_poll);
3275
3276 iwl_led_start(priv);
3277
3278 priv->is_open = 1;
3279 IWL_DEBUG_MAC80211(priv, "leave\n");
3280 return 0;
3281
3282 out_release_irq:
3283 priv->is_open = 0;
3284 IWL_DEBUG_MAC80211(priv, "leave - failed\n");
3285 return ret;
3286 }
3287
3288 static void iwl3945_mac_stop(struct ieee80211_hw *hw)
3289 {
3290 struct iwl_priv *priv = hw->priv;
3291
3292 IWL_DEBUG_MAC80211(priv, "enter\n");
3293
3294 if (!priv->is_open) {
3295 IWL_DEBUG_MAC80211(priv, "leave - skip\n");
3296 return;
3297 }
3298
3299 priv->is_open = 0;
3300
3301 if (iwl_is_ready_rf(priv)) {
3302 /* stop mac, cancel any scan request and clear
3303 * RXON_FILTER_ASSOC_MSK BIT
3304 */
3305 mutex_lock(&priv->mutex);
3306 iwl_scan_cancel_timeout(priv, 100);
3307 mutex_unlock(&priv->mutex);
3308 }
3309
3310 iwl3945_down(priv);
3311
3312 flush_workqueue(priv->workqueue);
3313
3314 /* start polling the killswitch state again */
3315 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
3316 round_jiffies_relative(2 * HZ));
3317
3318 IWL_DEBUG_MAC80211(priv, "leave\n");
3319 }
3320
3321 static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
3322 {
3323 struct iwl_priv *priv = hw->priv;
3324
3325 IWL_DEBUG_MAC80211(priv, "enter\n");
3326
3327 IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
3328 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
3329
3330 if (iwl3945_tx_skb(priv, skb))
3331 dev_kfree_skb_any(skb);
3332
3333 IWL_DEBUG_MAC80211(priv, "leave\n");
3334 return NETDEV_TX_OK;
3335 }
3336
3337 void iwl3945_config_ap(struct iwl_priv *priv)
3338 {
3339 int rc = 0;
3340
3341 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3342 return;
3343
3344 /* The following should be done only at AP bring up */
3345 if (!(iwl_is_associated(priv))) {
3346
3347 /* RXON - unassoc (to set timing command) */
3348 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3349 iwlcore_commit_rxon(priv);
3350
3351 /* RXON Timing */
3352 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3353 iwl_setup_rxon_timing(priv);
3354 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3355 sizeof(priv->rxon_timing),
3356 &priv->rxon_timing);
3357 if (rc)
3358 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3359 "Attempting to continue.\n");
3360
3361 /* FIXME: what should be the assoc_id for AP? */
3362 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
3363 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
3364 priv->staging_rxon.flags |=
3365 RXON_FLG_SHORT_PREAMBLE_MSK;
3366 else
3367 priv->staging_rxon.flags &=
3368 ~RXON_FLG_SHORT_PREAMBLE_MSK;
3369
3370 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3371 if (priv->assoc_capability &
3372 WLAN_CAPABILITY_SHORT_SLOT_TIME)
3373 priv->staging_rxon.flags |=
3374 RXON_FLG_SHORT_SLOT_MSK;
3375 else
3376 priv->staging_rxon.flags &=
3377 ~RXON_FLG_SHORT_SLOT_MSK;
3378
3379 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
3380 priv->staging_rxon.flags &=
3381 ~RXON_FLG_SHORT_SLOT_MSK;
3382 }
3383 /* restore RXON assoc */
3384 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3385 iwlcore_commit_rxon(priv);
3386 iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
3387 }
3388 iwl3945_send_beacon_cmd(priv);
3389
3390 /* FIXME - we need to add code here to detect a totally new
3391 * configuration, reset the AP, unassoc, rxon timing, assoc,
3392 * clear sta table, add BCAST sta... */
3393 }
3394
3395 static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
3396 struct ieee80211_vif *vif,
3397 struct ieee80211_sta *sta,
3398 struct ieee80211_key_conf *key)
3399 {
3400 struct iwl_priv *priv = hw->priv;
3401 const u8 *addr;
3402 int ret = 0;
3403 u8 sta_id = IWL_INVALID_STATION;
3404 u8 static_key;
3405
3406 IWL_DEBUG_MAC80211(priv, "enter\n");
3407
3408 if (iwl3945_mod_params.sw_crypto) {
3409 IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
3410 return -EOPNOTSUPP;
3411 }
3412
3413 addr = sta ? sta->addr : iwl_bcast_addr;
3414 static_key = !iwl_is_associated(priv);
3415
3416 if (!static_key) {
3417 sta_id = iwl_find_station(priv, addr);
3418 if (sta_id == IWL_INVALID_STATION) {
3419 IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
3420 addr);
3421 return -EINVAL;
3422 }
3423 }
3424
3425 mutex_lock(&priv->mutex);
3426 iwl_scan_cancel_timeout(priv, 100);
3427 mutex_unlock(&priv->mutex);
3428
3429 switch (cmd) {
3430 case SET_KEY:
3431 if (static_key)
3432 ret = iwl3945_set_static_key(priv, key);
3433 else
3434 ret = iwl3945_set_dynamic_key(priv, key, sta_id);
3435 IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
3436 break;
3437 case DISABLE_KEY:
3438 if (static_key)
3439 ret = iwl3945_remove_static_key(priv);
3440 else
3441 ret = iwl3945_clear_sta_key_info(priv, sta_id);
3442 IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
3443 break;
3444 default:
3445 ret = -EINVAL;
3446 }
3447
3448 IWL_DEBUG_MAC80211(priv, "leave\n");
3449
3450 return ret;
3451 }
3452
3453 /*****************************************************************************
3454 *
3455 * sysfs attributes
3456 *
3457 *****************************************************************************/
3458
3459 #ifdef CONFIG_IWLWIFI_DEBUG
3460
3461 /*
3462 * The following adds a new attribute to the sysfs representation
3463 * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
3464 * used for controlling the debug level.
3465 *
3466 * See the level definitions in iwl for details.
3467 *
3468 * The debug_level being managed using sysfs below is a per device debug
3469 * level that is used instead of the global debug level if it (the per
3470 * device debug level) is set.
3471 */
3472 static ssize_t show_debug_level(struct device *d,
3473 struct device_attribute *attr, char *buf)
3474 {
3475 struct iwl_priv *priv = dev_get_drvdata(d);
3476 return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
3477 }
3478 static ssize_t store_debug_level(struct device *d,
3479 struct device_attribute *attr,
3480 const char *buf, size_t count)
3481 {
3482 struct iwl_priv *priv = dev_get_drvdata(d);
3483 unsigned long val;
3484 int ret;
3485
3486 ret = strict_strtoul(buf, 0, &val);
3487 if (ret)
3488 IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
3489 else {
3490 priv->debug_level = val;
3491 if (iwl_alloc_traffic_mem(priv))
3492 IWL_ERR(priv,
3493 "Not enough memory to generate traffic log\n");
3494 }
3495 return strnlen(buf, count);
3496 }
3497
3498 static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
3499 show_debug_level, store_debug_level);
3500
3501 #endif /* CONFIG_IWLWIFI_DEBUG */
3502
3503 static ssize_t show_temperature(struct device *d,
3504 struct device_attribute *attr, char *buf)
3505 {
3506 struct iwl_priv *priv = dev_get_drvdata(d);
3507
3508 if (!iwl_is_alive(priv))
3509 return -EAGAIN;
3510
3511 return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
3512 }
3513
3514 static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
3515
3516 static ssize_t show_tx_power(struct device *d,
3517 struct device_attribute *attr, char *buf)
3518 {
3519 struct iwl_priv *priv = dev_get_drvdata(d);
3520 return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
3521 }
3522
3523 static ssize_t store_tx_power(struct device *d,
3524 struct device_attribute *attr,
3525 const char *buf, size_t count)
3526 {
3527 struct iwl_priv *priv = dev_get_drvdata(d);
3528 char *p = (char *)buf;
3529 u32 val;
3530
3531 val = simple_strtoul(p, &p, 10);
3532 if (p == buf)
3533 IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
3534 else
3535 iwl3945_hw_reg_set_txpower(priv, val);
3536
3537 return count;
3538 }
3539
3540 static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
3541
3542 static ssize_t show_flags(struct device *d,
3543 struct device_attribute *attr, char *buf)
3544 {
3545 struct iwl_priv *priv = dev_get_drvdata(d);
3546
3547 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
3548 }
3549
3550 static ssize_t store_flags(struct device *d,
3551 struct device_attribute *attr,
3552 const char *buf, size_t count)
3553 {
3554 struct iwl_priv *priv = dev_get_drvdata(d);
3555 u32 flags = simple_strtoul(buf, NULL, 0);
3556
3557 mutex_lock(&priv->mutex);
3558 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
3559 /* Cancel any currently running scans... */
3560 if (iwl_scan_cancel_timeout(priv, 100))
3561 IWL_WARN(priv, "Could not cancel scan.\n");
3562 else {
3563 IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
3564 flags);
3565 priv->staging_rxon.flags = cpu_to_le32(flags);
3566 iwlcore_commit_rxon(priv);
3567 }
3568 }
3569 mutex_unlock(&priv->mutex);
3570
3571 return count;
3572 }
3573
3574 static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
3575
3576 static ssize_t show_filter_flags(struct device *d,
3577 struct device_attribute *attr, char *buf)
3578 {
3579 struct iwl_priv *priv = dev_get_drvdata(d);
3580
3581 return sprintf(buf, "0x%04X\n",
3582 le32_to_cpu(priv->active_rxon.filter_flags));
3583 }
3584
3585 static ssize_t store_filter_flags(struct device *d,
3586 struct device_attribute *attr,
3587 const char *buf, size_t count)
3588 {
3589 struct iwl_priv *priv = dev_get_drvdata(d);
3590 u32 filter_flags = simple_strtoul(buf, NULL, 0);
3591
3592 mutex_lock(&priv->mutex);
3593 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
3594 /* Cancel any currently running scans... */
3595 if (iwl_scan_cancel_timeout(priv, 100))
3596 IWL_WARN(priv, "Could not cancel scan.\n");
3597 else {
3598 IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
3599 "0x%04X\n", filter_flags);
3600 priv->staging_rxon.filter_flags =
3601 cpu_to_le32(filter_flags);
3602 iwlcore_commit_rxon(priv);
3603 }
3604 }
3605 mutex_unlock(&priv->mutex);
3606
3607 return count;
3608 }
3609
3610 static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
3611 store_filter_flags);
3612
3613 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
3614
3615 static ssize_t show_measurement(struct device *d,
3616 struct device_attribute *attr, char *buf)
3617 {
3618 struct iwl_priv *priv = dev_get_drvdata(d);
3619 struct iwl_spectrum_notification measure_report;
3620 u32 size = sizeof(measure_report), len = 0, ofs = 0;
3621 u8 *data = (u8 *)&measure_report;
3622 unsigned long flags;
3623
3624 spin_lock_irqsave(&priv->lock, flags);
3625 if (!(priv->measurement_status & MEASUREMENT_READY)) {
3626 spin_unlock_irqrestore(&priv->lock, flags);
3627 return 0;
3628 }
3629 memcpy(&measure_report, &priv->measure_report, size);
3630 priv->measurement_status = 0;
3631 spin_unlock_irqrestore(&priv->lock, flags);
3632
3633 while (size && (PAGE_SIZE - len)) {
3634 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3635 PAGE_SIZE - len, 1);
3636 len = strlen(buf);
3637 if (PAGE_SIZE - len)
3638 buf[len++] = '\n';
3639
3640 ofs += 16;
3641 size -= min(size, 16U);
3642 }
3643
3644 return len;
3645 }
3646
3647 static ssize_t store_measurement(struct device *d,
3648 struct device_attribute *attr,
3649 const char *buf, size_t count)
3650 {
3651 struct iwl_priv *priv = dev_get_drvdata(d);
3652 struct ieee80211_measurement_params params = {
3653 .channel = le16_to_cpu(priv->active_rxon.channel),
3654 .start_time = cpu_to_le64(priv->last_tsf),
3655 .duration = cpu_to_le16(1),
3656 };
3657 u8 type = IWL_MEASURE_BASIC;
3658 u8 buffer[32];
3659 u8 channel;
3660
3661 if (count) {
3662 char *p = buffer;
3663 strncpy(buffer, buf, min(sizeof(buffer), count));
3664 channel = simple_strtoul(p, NULL, 0);
3665 if (channel)
3666 params.channel = channel;
3667
3668 p = buffer;
3669 while (*p && *p != ' ')
3670 p++;
3671 if (*p)
3672 type = simple_strtoul(p + 1, NULL, 0);
3673 }
3674
3675 IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
3676 "channel %d (for '%s')\n", type, params.channel, buf);
3677 iwl3945_get_measurement(priv, &params, type);
3678
3679 return count;
3680 }
3681
3682 static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
3683 show_measurement, store_measurement);
3684 #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
3685
3686 static ssize_t store_retry_rate(struct device *d,
3687 struct device_attribute *attr,
3688 const char *buf, size_t count)
3689 {
3690 struct iwl_priv *priv = dev_get_drvdata(d);
3691
3692 priv->retry_rate = simple_strtoul(buf, NULL, 0);
3693 if (priv->retry_rate <= 0)
3694 priv->retry_rate = 1;
3695
3696 return count;
3697 }
3698
3699 static ssize_t show_retry_rate(struct device *d,
3700 struct device_attribute *attr, char *buf)
3701 {
3702 struct iwl_priv *priv = dev_get_drvdata(d);
3703 return sprintf(buf, "%d", priv->retry_rate);
3704 }
3705
3706 static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
3707 store_retry_rate);
3708
3709
3710 static ssize_t show_channels(struct device *d,
3711 struct device_attribute *attr, char *buf)
3712 {
3713 /* all this shit doesn't belong into sysfs anyway */
3714 return 0;
3715 }
3716
3717 static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
3718
3719 static ssize_t show_statistics(struct device *d,
3720 struct device_attribute *attr, char *buf)
3721 {
3722 struct iwl_priv *priv = dev_get_drvdata(d);
3723 u32 size = sizeof(struct iwl3945_notif_statistics);
3724 u32 len = 0, ofs = 0;
3725 u8 *data = (u8 *)&priv->statistics_39;
3726 int rc = 0;
3727
3728 if (!iwl_is_alive(priv))
3729 return -EAGAIN;
3730
3731 mutex_lock(&priv->mutex);
3732 rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
3733 mutex_unlock(&priv->mutex);
3734
3735 if (rc) {
3736 len = sprintf(buf,
3737 "Error sending statistics request: 0x%08X\n", rc);
3738 return len;
3739 }
3740
3741 while (size && (PAGE_SIZE - len)) {
3742 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3743 PAGE_SIZE - len, 1);
3744 len = strlen(buf);
3745 if (PAGE_SIZE - len)
3746 buf[len++] = '\n';
3747
3748 ofs += 16;
3749 size -= min(size, 16U);
3750 }
3751
3752 return len;
3753 }
3754
3755 static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
3756
3757 static ssize_t show_antenna(struct device *d,
3758 struct device_attribute *attr, char *buf)
3759 {
3760 struct iwl_priv *priv = dev_get_drvdata(d);
3761
3762 if (!iwl_is_alive(priv))
3763 return -EAGAIN;
3764
3765 return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
3766 }
3767
3768 static ssize_t store_antenna(struct device *d,
3769 struct device_attribute *attr,
3770 const char *buf, size_t count)
3771 {
3772 struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
3773 int ant;
3774
3775 if (count == 0)
3776 return 0;
3777
3778 if (sscanf(buf, "%1i", &ant) != 1) {
3779 IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
3780 return count;
3781 }
3782
3783 if ((ant >= 0) && (ant <= 2)) {
3784 IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
3785 iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
3786 } else
3787 IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
3788
3789
3790 return count;
3791 }
3792
3793 static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
3794
3795 static ssize_t show_status(struct device *d,
3796 struct device_attribute *attr, char *buf)
3797 {
3798 struct iwl_priv *priv = dev_get_drvdata(d);
3799 if (!iwl_is_alive(priv))
3800 return -EAGAIN;
3801 return sprintf(buf, "0x%08x\n", (int)priv->status);
3802 }
3803
3804 static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
3805
3806 static ssize_t dump_error_log(struct device *d,
3807 struct device_attribute *attr,
3808 const char *buf, size_t count)
3809 {
3810 struct iwl_priv *priv = dev_get_drvdata(d);
3811 char *p = (char *)buf;
3812
3813 if (p[0] == '1')
3814 iwl3945_dump_nic_error_log(priv);
3815
3816 return strnlen(buf, count);
3817 }
3818
3819 static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
3820
3821 /*****************************************************************************
3822 *
3823 * driver setup and tear down
3824 *
3825 *****************************************************************************/
3826
3827 static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
3828 {
3829 priv->workqueue = create_singlethread_workqueue(DRV_NAME);
3830
3831 init_waitqueue_head(&priv->wait_command_queue);
3832
3833 INIT_WORK(&priv->up, iwl3945_bg_up);
3834 INIT_WORK(&priv->restart, iwl3945_bg_restart);
3835 INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
3836 INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
3837 INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
3838 INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
3839 INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
3840 INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
3841 INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
3842 INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
3843 INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
3844
3845 iwl3945_hw_setup_deferred_work(priv);
3846
3847 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
3848 iwl3945_irq_tasklet, (unsigned long)priv);
3849 }
3850
3851 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
3852 {
3853 iwl3945_hw_cancel_deferred_work(priv);
3854
3855 cancel_delayed_work_sync(&priv->init_alive_start);
3856 cancel_delayed_work(&priv->scan_check);
3857 cancel_delayed_work(&priv->alive_start);
3858 cancel_work_sync(&priv->beacon_update);
3859 }
3860
3861 static struct attribute *iwl3945_sysfs_entries[] = {
3862 &dev_attr_antenna.attr,
3863 &dev_attr_channels.attr,
3864 &dev_attr_dump_errors.attr,
3865 &dev_attr_flags.attr,
3866 &dev_attr_filter_flags.attr,
3867 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
3868 &dev_attr_measurement.attr,
3869 #endif
3870 &dev_attr_retry_rate.attr,
3871 &dev_attr_statistics.attr,
3872 &dev_attr_status.attr,
3873 &dev_attr_temperature.attr,
3874 &dev_attr_tx_power.attr,
3875 #ifdef CONFIG_IWLWIFI_DEBUG
3876 &dev_attr_debug_level.attr,
3877 #endif
3878 NULL
3879 };
3880
3881 static struct attribute_group iwl3945_attribute_group = {
3882 .name = NULL, /* put in device directory */
3883 .attrs = iwl3945_sysfs_entries,
3884 };
3885
3886 static struct ieee80211_ops iwl3945_hw_ops = {
3887 .tx = iwl3945_mac_tx,
3888 .start = iwl3945_mac_start,
3889 .stop = iwl3945_mac_stop,
3890 .add_interface = iwl_mac_add_interface,
3891 .remove_interface = iwl_mac_remove_interface,
3892 .config = iwl_mac_config,
3893 .configure_filter = iwl_configure_filter,
3894 .set_key = iwl3945_mac_set_key,
3895 .get_tx_stats = iwl_mac_get_tx_stats,
3896 .conf_tx = iwl_mac_conf_tx,
3897 .reset_tsf = iwl_mac_reset_tsf,
3898 .bss_info_changed = iwl_bss_info_changed,
3899 .hw_scan = iwl_mac_hw_scan
3900 };
3901
3902 static int iwl3945_init_drv(struct iwl_priv *priv)
3903 {
3904 int ret;
3905 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
3906
3907 priv->retry_rate = 1;
3908 priv->ibss_beacon = NULL;
3909
3910 spin_lock_init(&priv->sta_lock);
3911 spin_lock_init(&priv->hcmd_lock);
3912
3913 INIT_LIST_HEAD(&priv->free_frames);
3914
3915 mutex_init(&priv->mutex);
3916
3917 /* Clear the driver's (not device's) station table */
3918 iwl_clear_stations_table(priv);
3919
3920 priv->ieee_channels = NULL;
3921 priv->ieee_rates = NULL;
3922 priv->band = IEEE80211_BAND_2GHZ;
3923
3924 priv->iw_mode = NL80211_IFTYPE_STATION;
3925
3926 iwl_reset_qos(priv);
3927
3928 priv->qos_data.qos_active = 0;
3929 priv->qos_data.qos_cap.val = 0;
3930
3931 priv->rates_mask = IWL_RATES_MASK;
3932 priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
3933
3934 if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
3935 IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
3936 eeprom->version);
3937 ret = -EINVAL;
3938 goto err;
3939 }
3940 ret = iwl_init_channel_map(priv);
3941 if (ret) {
3942 IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
3943 goto err;
3944 }
3945
3946 /* Set up txpower settings in driver for all channels */
3947 if (iwl3945_txpower_set_from_eeprom(priv)) {
3948 ret = -EIO;
3949 goto err_free_channel_map;
3950 }
3951
3952 ret = iwlcore_init_geos(priv);
3953 if (ret) {
3954 IWL_ERR(priv, "initializing geos failed: %d\n", ret);
3955 goto err_free_channel_map;
3956 }
3957 iwl3945_init_hw_rates(priv, priv->ieee_rates);
3958
3959 return 0;
3960
3961 err_free_channel_map:
3962 iwl_free_channel_map(priv);
3963 err:
3964 return ret;
3965 }
3966
3967 static int iwl3945_setup_mac(struct iwl_priv *priv)
3968 {
3969 int ret;
3970 struct ieee80211_hw *hw = priv->hw;
3971
3972 hw->rate_control_algorithm = "iwl-3945-rs";
3973 hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
3974
3975 /* Tell mac80211 our characteristics */
3976 hw->flags = IEEE80211_HW_SIGNAL_DBM |
3977 IEEE80211_HW_NOISE_DBM |
3978 IEEE80211_HW_SPECTRUM_MGMT;
3979
3980 if (!priv->cfg->broken_powersave)
3981 hw->flags |= IEEE80211_HW_SUPPORTS_PS |
3982 IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
3983
3984 hw->wiphy->interface_modes =
3985 BIT(NL80211_IFTYPE_STATION) |
3986 BIT(NL80211_IFTYPE_ADHOC);
3987
3988 hw->wiphy->flags |= WIPHY_FLAG_STRICT_REGULATORY |
3989 WIPHY_FLAG_DISABLE_BEACON_HINTS;
3990
3991 hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
3992 /* we create the 802.11 header and a zero-length SSID element */
3993 hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
3994
3995 /* Default value; 4 EDCA QOS priorities */
3996 hw->queues = 4;
3997
3998 if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
3999 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
4000 &priv->bands[IEEE80211_BAND_2GHZ];
4001
4002 if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
4003 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
4004 &priv->bands[IEEE80211_BAND_5GHZ];
4005
4006 ret = ieee80211_register_hw(priv->hw);
4007 if (ret) {
4008 IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
4009 return ret;
4010 }
4011 priv->mac80211_registered = 1;
4012
4013 return 0;
4014 }
4015
4016 static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
4017 {
4018 int err = 0;
4019 struct iwl_priv *priv;
4020 struct ieee80211_hw *hw;
4021 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
4022 struct iwl3945_eeprom *eeprom;
4023 unsigned long flags;
4024
4025 /***********************
4026 * 1. Allocating HW data
4027 * ********************/
4028
4029 /* mac80211 allocates memory for this device instance, including
4030 * space for this driver's private structure */
4031 hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
4032 if (hw == NULL) {
4033 printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
4034 err = -ENOMEM;
4035 goto out;
4036 }
4037 priv = hw->priv;
4038 SET_IEEE80211_DEV(hw, &pdev->dev);
4039
4040 /*
4041 * Disabling hardware scan means that mac80211 will perform scans
4042 * "the hard way", rather than using device's scan.
4043 */
4044 if (iwl3945_mod_params.disable_hw_scan) {
4045 IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
4046 iwl3945_hw_ops.hw_scan = NULL;
4047 }
4048
4049
4050 IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
4051 priv->cfg = cfg;
4052 priv->pci_dev = pdev;
4053 priv->inta_mask = CSR_INI_SET_MASK;
4054
4055 #ifdef CONFIG_IWLWIFI_DEBUG
4056 atomic_set(&priv->restrict_refcnt, 0);
4057 #endif
4058 if (iwl_alloc_traffic_mem(priv))
4059 IWL_ERR(priv, "Not enough memory to generate traffic log\n");
4060
4061 /***************************
4062 * 2. Initializing PCI bus
4063 * *************************/
4064 if (pci_enable_device(pdev)) {
4065 err = -ENODEV;
4066 goto out_ieee80211_free_hw;
4067 }
4068
4069 pci_set_master(pdev);
4070
4071 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
4072 if (!err)
4073 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
4074 if (err) {
4075 IWL_WARN(priv, "No suitable DMA available.\n");
4076 goto out_pci_disable_device;
4077 }
4078
4079 pci_set_drvdata(pdev, priv);
4080 err = pci_request_regions(pdev, DRV_NAME);
4081 if (err)
4082 goto out_pci_disable_device;
4083
4084 /***********************
4085 * 3. Read REV Register
4086 * ********************/
4087 priv->hw_base = pci_iomap(pdev, 0, 0);
4088 if (!priv->hw_base) {
4089 err = -ENODEV;
4090 goto out_pci_release_regions;
4091 }
4092
4093 IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
4094 (unsigned long long) pci_resource_len(pdev, 0));
4095 IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
4096
4097 /* We disable the RETRY_TIMEOUT register (0x41) to keep
4098 * PCI Tx retries from interfering with C3 CPU state */
4099 pci_write_config_byte(pdev, 0x41, 0x00);
4100
4101 /* these spin locks will be used in apm_ops.init and EEPROM access
4102 * we should init now
4103 */
4104 spin_lock_init(&priv->reg_lock);
4105 spin_lock_init(&priv->lock);
4106
4107 /***********************
4108 * 4. Read EEPROM
4109 * ********************/
4110
4111 /* Read the EEPROM */
4112 err = iwl_eeprom_init(priv);
4113 if (err) {
4114 IWL_ERR(priv, "Unable to init EEPROM\n");
4115 goto out_iounmap;
4116 }
4117 /* MAC Address location in EEPROM same for 3945/4965 */
4118 eeprom = (struct iwl3945_eeprom *)priv->eeprom;
4119 memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
4120 IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
4121 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
4122
4123 /***********************
4124 * 5. Setup HW Constants
4125 * ********************/
4126 /* Device-specific setup */
4127 if (iwl3945_hw_set_hw_params(priv)) {
4128 IWL_ERR(priv, "failed to set hw settings\n");
4129 goto out_eeprom_free;
4130 }
4131
4132 /***********************
4133 * 6. Setup priv
4134 * ********************/
4135
4136 err = iwl3945_init_drv(priv);
4137 if (err) {
4138 IWL_ERR(priv, "initializing driver failed\n");
4139 goto out_unset_hw_params;
4140 }
4141
4142 IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
4143 priv->cfg->name);
4144
4145 /***********************
4146 * 7. Setup Services
4147 * ********************/
4148
4149 spin_lock_irqsave(&priv->lock, flags);
4150 iwl_disable_interrupts(priv);
4151 spin_unlock_irqrestore(&priv->lock, flags);
4152
4153 pci_enable_msi(priv->pci_dev);
4154
4155 err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
4156 IRQF_SHARED, DRV_NAME, priv);
4157 if (err) {
4158 IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
4159 goto out_disable_msi;
4160 }
4161
4162 err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4163 if (err) {
4164 IWL_ERR(priv, "failed to create sysfs device attributes\n");
4165 goto out_release_irq;
4166 }
4167
4168 iwl_set_rxon_channel(priv,
4169 &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
4170 iwl3945_setup_deferred_work(priv);
4171 iwl3945_setup_rx_handlers(priv);
4172 iwl_power_initialize(priv);
4173
4174 /*********************************
4175 * 8. Setup and Register mac80211
4176 * *******************************/
4177
4178 iwl_enable_interrupts(priv);
4179
4180 err = iwl3945_setup_mac(priv);
4181 if (err)
4182 goto out_remove_sysfs;
4183
4184 err = iwl_dbgfs_register(priv, DRV_NAME);
4185 if (err)
4186 IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
4187
4188 /* Start monitoring the killswitch */
4189 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
4190 2 * HZ);
4191
4192 return 0;
4193
4194 out_remove_sysfs:
4195 destroy_workqueue(priv->workqueue);
4196 priv->workqueue = NULL;
4197 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4198 out_release_irq:
4199 free_irq(priv->pci_dev->irq, priv);
4200 out_disable_msi:
4201 pci_disable_msi(priv->pci_dev);
4202 iwlcore_free_geos(priv);
4203 iwl_free_channel_map(priv);
4204 out_unset_hw_params:
4205 iwl3945_unset_hw_params(priv);
4206 out_eeprom_free:
4207 iwl_eeprom_free(priv);
4208 out_iounmap:
4209 pci_iounmap(pdev, priv->hw_base);
4210 out_pci_release_regions:
4211 pci_release_regions(pdev);
4212 out_pci_disable_device:
4213 pci_set_drvdata(pdev, NULL);
4214 pci_disable_device(pdev);
4215 out_ieee80211_free_hw:
4216 iwl_free_traffic_mem(priv);
4217 ieee80211_free_hw(priv->hw);
4218 out:
4219 return err;
4220 }
4221
4222 static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
4223 {
4224 struct iwl_priv *priv = pci_get_drvdata(pdev);
4225 unsigned long flags;
4226
4227 if (!priv)
4228 return;
4229
4230 IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
4231
4232 iwl_dbgfs_unregister(priv);
4233
4234 set_bit(STATUS_EXIT_PENDING, &priv->status);
4235
4236 if (priv->mac80211_registered) {
4237 ieee80211_unregister_hw(priv->hw);
4238 priv->mac80211_registered = 0;
4239 } else {
4240 iwl3945_down(priv);
4241 }
4242
4243 /*
4244 * Make sure device is reset to low power before unloading driver.
4245 * This may be redundant with iwl_down(), but there are paths to
4246 * run iwl_down() without calling apm_ops.stop(), and there are
4247 * paths to avoid running iwl_down() at all before leaving driver.
4248 * This (inexpensive) call *makes sure* device is reset.
4249 */
4250 priv->cfg->ops->lib->apm_ops.stop(priv);
4251
4252 /* make sure we flush any pending irq or
4253 * tasklet for the driver
4254 */
4255 spin_lock_irqsave(&priv->lock, flags);
4256 iwl_disable_interrupts(priv);
4257 spin_unlock_irqrestore(&priv->lock, flags);
4258
4259 iwl_synchronize_irq(priv);
4260
4261 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4262
4263 cancel_delayed_work_sync(&priv->rfkill_poll);
4264
4265 iwl3945_dealloc_ucode_pci(priv);
4266
4267 if (priv->rxq.bd)
4268 iwl3945_rx_queue_free(priv, &priv->rxq);
4269 iwl3945_hw_txq_ctx_free(priv);
4270
4271 iwl3945_unset_hw_params(priv);
4272 iwl_clear_stations_table(priv);
4273
4274 /*netif_stop_queue(dev); */
4275 flush_workqueue(priv->workqueue);
4276
4277 /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
4278 * priv->workqueue... so we can't take down the workqueue
4279 * until now... */
4280 destroy_workqueue(priv->workqueue);
4281 priv->workqueue = NULL;
4282 iwl_free_traffic_mem(priv);
4283
4284 free_irq(pdev->irq, priv);
4285 pci_disable_msi(pdev);
4286
4287 pci_iounmap(pdev, priv->hw_base);
4288 pci_release_regions(pdev);
4289 pci_disable_device(pdev);
4290 pci_set_drvdata(pdev, NULL);
4291
4292 iwl_free_channel_map(priv);
4293 iwlcore_free_geos(priv);
4294 kfree(priv->scan);
4295 if (priv->ibss_beacon)
4296 dev_kfree_skb(priv->ibss_beacon);
4297
4298 ieee80211_free_hw(priv->hw);
4299 }
4300
4301
4302 /*****************************************************************************
4303 *
4304 * driver and module entry point
4305 *
4306 *****************************************************************************/
4307
4308 static struct pci_driver iwl3945_driver = {
4309 .name = DRV_NAME,
4310 .id_table = iwl3945_hw_card_ids,
4311 .probe = iwl3945_pci_probe,
4312 .remove = __devexit_p(iwl3945_pci_remove),
4313 #ifdef CONFIG_PM
4314 .suspend = iwl_pci_suspend,
4315 .resume = iwl_pci_resume,
4316 #endif
4317 };
4318
4319 static int __init iwl3945_init(void)
4320 {
4321
4322 int ret;
4323 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
4324 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
4325
4326 ret = iwl3945_rate_control_register();
4327 if (ret) {
4328 printk(KERN_ERR DRV_NAME
4329 "Unable to register rate control algorithm: %d\n", ret);
4330 return ret;
4331 }
4332
4333 ret = pci_register_driver(&iwl3945_driver);
4334 if (ret) {
4335 printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
4336 goto error_register;
4337 }
4338
4339 return ret;
4340
4341 error_register:
4342 iwl3945_rate_control_unregister();
4343 return ret;
4344 }
4345
4346 static void __exit iwl3945_exit(void)
4347 {
4348 pci_unregister_driver(&iwl3945_driver);
4349 iwl3945_rate_control_unregister();
4350 }
4351
4352 MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
4353
4354 module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
4355 MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
4356 module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
4357 MODULE_PARM_DESC(swcrypto,
4358 "using software crypto (default 1 [software])\n");
4359 #ifdef CONFIG_IWLWIFI_DEBUG
4360 module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
4361 MODULE_PARM_DESC(debug, "debug output mask");
4362 #endif
4363 module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
4364 int, S_IRUGO);
4365 MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
4366 module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
4367 MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
4368
4369 module_exit(iwl3945_exit);
4370 module_init(iwl3945_init);
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree