?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Staging: et131x: Another typedef solely used to write 0 to a register
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / staging / et131x / et1310_address_map.h
blobf751022b36d3e30a518d8a37d5a67f1ca4bd6801
1 /*
2 * Agere Systems Inc.
3 * 10/100/1000 Base-T Ethernet Driver for the ET1301 and ET131x series MACs
4 *
5 * Copyright © 2005 Agere Systems Inc.
6 * All rights reserved.
7 * http://www.agere.com
8 *
9 *------------------------------------------------------------------------------
10 *
11 * et1310_address_map.h - Contains the register mapping for the ET1310
12 *
13 *------------------------------------------------------------------------------
14 *
15 * SOFTWARE LICENSE
16 *
17 * This software is provided subject to the following terms and conditions,
18 * which you should read carefully before using the software. Using this
19 * software indicates your acceptance of these terms and conditions. If you do
20 * not agree with these terms and conditions, do not use the software.
21 *
22 * Copyright © 2005 Agere Systems Inc.
23 * All rights reserved.
24 *
25 * Redistribution and use in source or binary forms, with or without
26 * modifications, are permitted provided that the following conditions are met:
27 *
28 * . Redistributions of source code must retain the above copyright notice, this
29 * list of conditions and the following Disclaimer as comments in the code as
30 * well as in the documentation and/or other materials provided with the
31 * distribution.
32 *
33 * . Redistributions in binary form must reproduce the above copyright notice,
34 * this list of conditions and the following Disclaimer in the documentation
35 * and/or other materials provided with the distribution.
36 *
37 * . Neither the name of Agere Systems Inc. nor the names of the contributors
38 * may be used to endorse or promote products derived from this software
39 * without specific prior written permission.
40 *
41 * Disclaimer
42 *
43 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
44 * INCLUDING, BUT NOT LIMITED TO, INFRINGEMENT AND THE IMPLIED WARRANTIES OF
45 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. ANY
46 * USE, MODIFICATION OR DISTRIBUTION OF THIS SOFTWARE IS SOLELY AT THE USERS OWN
47 * RISK. IN NO EVENT SHALL AGERE SYSTEMS INC. OR CONTRIBUTORS BE LIABLE FOR ANY
48 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
49 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
50 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
51 * ON ANY THEORY OF LIABILITY, INCLUDING, BUT NOT LIMITED TO, CONTRACT, STRICT
52 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
53 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
54 * DAMAGE.
55 *
56 */
57
58 #ifndef _ET1310_ADDRESS_MAP_H_
59 #define _ET1310_ADDRESS_MAP_H_
60
61
62 /* START OF GLOBAL REGISTER ADDRESS MAP */
63
64 /*
65 * 10bit registers
66 *
67 * Tx queue start address reg in global address map at address 0x0000
68 * tx queue end address reg in global address map at address 0x0004
69 * rx queue start address reg in global address map at address 0x0008
70 * rx queue end address reg in global address map at address 0x000C
71 */
72
73 /*
74 * structure for power management control status reg in global address map
75 * located at address 0x0010
76 * jagcore_rx_rdy bit 9
77 * jagcore_tx_rdy bit 8
78 * phy_lped_en bit 7
79 * phy_sw_coma bit 6
80 * rxclk_gate bit 5
81 * txclk_gate bit 4
82 * sysclk_gate bit 3
83 * jagcore_rx_en bit 2
84 * jagcore_tx_en bit 1
85 * gigephy_en bit 0
86 */
87
88 #define ET_PM_PHY_SW_COMA 0x40
89 #define ET_PMCSR_INIT 0x38
90
91 /*
92 * Interrupt status reg at address 0x0018
93 */
94
95 #define ET_INTR_TXDMA_ISR 0x00000008
96 #define ET_INTR_TXDMA_ERR 0x00000010
97 #define ET_INTR_RXDMA_XFR_DONE 0x00000020
98 #define ET_INTR_RXDMA_FB_R0_LOW 0x00000040
99 #define ET_INTR_RXDMA_FB_R1_LOW 0x00000080
100 #define ET_INTR_RXDMA_STAT_LOW 0x00000100
101 #define ET_INTR_RXDMA_ERR 0x00000200
102 #define ET_INTR_WATCHDOG 0x00004000
103 #define ET_INTR_WOL 0x00008000
104 #define ET_INTR_PHY 0x00010000
105 #define ET_INTR_TXMAC 0x00020000
106 #define ET_INTR_RXMAC 0x00040000
107 #define ET_INTR_MAC_STAT 0x00080000
108 #define ET_INTR_SLV_TIMEOUT 0x00100000
109
110 /*
111 * Interrupt mask register at address 0x001C
112 * Interrupt alias clear mask reg at address 0x0020
113 * Interrupt status alias reg at address 0x0024
114 *
115 * Same masks as above
116 */
117
118 /*
119 * Software reset reg at address 0x0028
120 * 0: txdma_sw_reset
121 * 1: rxdma_sw_reset
122 * 2: txmac_sw_reset
123 * 3: rxmac_sw_reset
124 * 4: mac_sw_reset
125 * 5: mac_stat_sw_reset
126 * 6: mmc_sw_reset
127 *31: selfclr_disable
128 */
129
130 /*
131 * SLV Timer reg at address 0x002C (low 24 bits)
132 */
133
134 /*
135 * MSI Configuration reg at address 0x0030
136 */
137
138 #define ET_MSI_VECTOR 0x0000001F
139 #define ET_MSI_TC 0x00070000
140
141 /*
142 * Loopback reg located at address 0x0034
143 */
144
145 #define ET_LOOP_MAC 0x00000001
146 #define ET_LOOP_DMA 0x00000002
147
148 /*
149 * GLOBAL Module of JAGCore Address Mapping
150 * Located at address 0x0000
151 */
152 typedef struct _GLOBAL_t { /* Location: */
153 u32 txq_start_addr; /* 0x0000 */
154 u32 txq_end_addr; /* 0x0004 */
155 u32 rxq_start_addr; /* 0x0008 */
156 u32 rxq_end_addr; /* 0x000C */
157 u32 pm_csr; /* 0x0010 */
158 u32 unused; /* 0x0014 */
159 u32 int_status; /* 0x0018 */
160 u32 int_mask; /* 0x001C */
161 u32 int_alias_clr_en; /* 0x0020 */
162 u32 int_status_alias; /* 0x0024 */
163 u32 sw_reset; /* 0x0028 */
164 u32 slv_timer; /* 0x002C */
165 u32 msi_config; /* 0x0030 */
166 u32 loopback; /* 0x0034 */
167 u32 watchdog_timer; /* 0x0038 */
168 } GLOBAL_t, *PGLOBAL_t;
169
170 /* END OF GLOBAL REGISTER ADDRESS MAP */
171
172
173 /* START OF TXDMA REGISTER ADDRESS MAP */
174
175 /*
176 * txdma control status reg at address 0x1000
177 */
178
179 #define ET_TXDMA_CSR_HALT 0x00000001
180 #define ET_TXDMA_DROP_TLP 0x00000002
181 #define ET_TXDMA_CACHE_THRS 0x000000F0
182 #define ET_TXDMA_CACHE_SHIFT 4
183 #define ET_TXDMA_SNGL_EPKT 0x00000100
184 #define ET_TXDMA_CLASS 0x00001E00
185
186 /*
187 * structure for txdma packet ring base address hi reg in txdma address map
188 * located at address 0x1004
189 * Defined earlier (u32)
190 */
191
192 /*
193 * structure for txdma packet ring base address low reg in txdma address map
194 * located at address 0x1008
195 * Defined earlier (u32)
196 */
197
198 /*
199 * structure for txdma packet ring number of descriptor reg in txdma address
200 * map. Located at address 0x100C
201 *
202 * 31-10: unused
203 * 9-0: pr ndes
204 */
205
206 #define ET_DMA10_MASK 0x3FF /* 10 bit mask for DMA10W types */
207 #define ET_DMA10_WRAP 0x400
208 #define ET_DMA4_MASK 0x00F /* 4 bit mask for DMA4W types */
209 #define ET_DMA4_WRAP 0x010
210
211 #define INDEX10(x) ((x) & ET_DMA10_MASK)
212 #define INDEX4(x) ((x) & ET_DMA4_MASK)
213
214 extern inline void add_10bit(u32 *v, int n)
215 {
216 *v = INDEX10(*v + n) | (*v & ET_DMA10_WRAP);
217 }
218
219 /*
220 * 10bit DMA with wrap
221 * txdma tx queue write address reg in txdma address map at 0x1010
222 * txdma tx queue write address external reg in txdma address map at 0x1014
223 * txdma tx queue read address reg in txdma address map at 0x1018
224 *
225 * u32
226 * txdma status writeback address hi reg in txdma address map at0x101C
227 * txdma status writeback address lo reg in txdma address map at 0x1020
228 *
229 * 10bit DMA with wrap
230 * txdma service request reg in txdma address map at 0x1024
231 * structure for txdma service complete reg in txdma address map at 0x1028
232 *
233 * 4bit DMA with wrap
234 * txdma tx descriptor cache read index reg in txdma address map at 0x102C
235 * txdma tx descriptor cache write index reg in txdma address map at 0x1030
236 *
237 * txdma error reg in txdma address map at address 0x1034
238 * 0: PyldResend
239 * 1: PyldRewind
240 * 4: DescrResend
241 * 5: DescrRewind
242 * 8: WrbkResend
243 * 9: WrbkRewind
244 */
245
246 /*
247 * Tx DMA Module of JAGCore Address Mapping
248 * Located at address 0x1000
249 */
250 typedef struct _TXDMA_t { /* Location: */
251 u32 csr; /* 0x1000 */
252 u32 pr_base_hi; /* 0x1004 */
253 u32 pr_base_lo; /* 0x1008 */
254 u32 pr_num_des; /* 0x100C */
255 u32 txq_wr_addr; /* 0x1010 */
256 u32 txq_wr_addr_ext; /* 0x1014 */
257 u32 txq_rd_addr; /* 0x1018 */
258 u32 dma_wb_base_hi; /* 0x101C */
259 u32 dma_wb_base_lo; /* 0x1020 */
260 u32 service_request; /* 0x1024 */
261 u32 service_complete; /* 0x1028 */
262 u32 cache_rd_index; /* 0x102C */
263 u32 cache_wr_index; /* 0x1030 */
264 u32 TxDmaError; /* 0x1034 */
265 u32 DescAbortCount; /* 0x1038 */
266 u32 PayloadAbortCnt; /* 0x103c */
267 u32 WriteBackAbortCnt; /* 0x1040 */
268 u32 DescTimeoutCnt; /* 0x1044 */
269 u32 PayloadTimeoutCnt; /* 0x1048 */
270 u32 WriteBackTimeoutCnt; /* 0x104c */
271 u32 DescErrorCount; /* 0x1050 */
272 u32 PayloadErrorCnt; /* 0x1054 */
273 u32 WriteBackErrorCnt; /* 0x1058 */
274 u32 DroppedTLPCount; /* 0x105c */
275 u32 NewServiceComplete; /* 0x1060 */
276 u32 EthernetPacketCount; /* 0x1064 */
277 } TXDMA_t, *PTXDMA_t;
278
279 /* END OF TXDMA REGISTER ADDRESS MAP */
280
281
282 /* START OF RXDMA REGISTER ADDRESS MAP */
283
284 /*
285 * structure for control status reg in rxdma address map
286 * Located at address 0x2000
287 */
288 typedef union _RXDMA_CSR_t {
289 u32 value;
290 struct {
291 #ifdef _BIT_FIELDS_HTOL
292 u32 unused2:14; /* bits 18-31 */
293 u32 halt_status:1; /* bit 17 */
294 u32 pkt_done_flush:1; /* bit 16 */
295 u32 pkt_drop_disable:1; /* bit 15 */
296 u32 unused1:1; /* bit 14 */
297 u32 fbr1_enable:1; /* bit 13 */
298 u32 fbr1_size:2; /* bits 11-12 */
299 u32 fbr0_enable:1; /* bit 10 */
300 u32 fbr0_size:2; /* bits 8-9 */
301 u32 dma_big_endian:1; /* bit 7 */
302 u32 pkt_big_endian:1; /* bit 6 */
303 u32 psr_big_endian:1; /* bit 5 */
304 u32 fbr_big_endian:1; /* bit 4 */
305 u32 tc:3; /* bits 1-3 */
306 u32 halt:1; /* bit 0 */
307 #else
308 u32 halt:1; /* bit 0 */
309 u32 tc:3; /* bits 1-3 */
310 u32 fbr_big_endian:1; /* bit 4 */
311 u32 psr_big_endian:1; /* bit 5 */
312 u32 pkt_big_endian:1; /* bit 6 */
313 u32 dma_big_endian:1; /* bit 7 */
314 u32 fbr0_size:2; /* bits 8-9 */
315 u32 fbr0_enable:1; /* bit 10 */
316 u32 fbr1_size:2; /* bits 11-12 */
317 u32 fbr1_enable:1; /* bit 13 */
318 u32 unused1:1; /* bit 14 */
319 u32 pkt_drop_disable:1; /* bit 15 */
320 u32 pkt_done_flush:1; /* bit 16 */
321 u32 halt_status:1; /* bit 17 */
322 u32 unused2:14; /* bits 18-31 */
323 #endif
324 } bits;
325 } RXDMA_CSR_t, *PRXDMA_CSR_t;
326
327 /*
328 * structure for dma writeback lo reg in rxdma address map
329 * located at address 0x2004
330 * Defined earlier (u32)
331 */
332
333 /*
334 * structure for dma writeback hi reg in rxdma address map
335 * located at address 0x2008
336 * Defined earlier (u32)
337 */
338
339 /*
340 * structure for number of packets done reg in rxdma address map
341 * located at address 0x200C
342 */
343 typedef union _RXDMA_NUM_PKT_DONE_t {
344 u32 value;
345 struct {
346 #ifdef _BIT_FIELDS_HTOL
347 u32 unused:24; /* bits 8-31 */
348 u32 num_done:8; /* bits 0-7 */
349 #else
350 u32 num_done:8; /* bits 0-7 */
351 u32 unused:24; /* bits 8-31 */
352 #endif
353 } bits;
354 } RXDMA_NUM_PKT_DONE_t, *PRXDMA_NUM_PKT_DONE_t;
355
356 /*
357 * structure for max packet time reg in rxdma address map
358 * located at address 0x2010
359 */
360 typedef union _RXDMA_MAX_PKT_TIME_t {
361 u32 value;
362 struct {
363 #ifdef _BIT_FIELDS_HTOL
364 u32 unused:14; /* bits 18-31 */
365 u32 time_done:18; /* bits 0-17 */
366 #else
367 u32 time_done:18; /* bits 0-17 */
368 u32 unused:14; /* bits 18-31 */
369 #endif
370 } bits;
371 } RXDMA_MAX_PKT_TIME_t, *PRXDMA_MAX_PKT_TIME_t;
372
373 /*
374 * structure for rx queue read address reg in rxdma address map
375 * located at address 0x2014
376 * Defined earlier (u32)
377 */
378
379 /*
380 * structure for rx queue read address external reg in rxdma address map
381 * located at address 0x2018
382 * Defined earlier (u32)
383 */
384
385 /*
386 * structure for rx queue write address reg in rxdma address map
387 * located at address 0x201C
388 * Defined earlier (u32)
389 */
390
391 /*
392 * structure for packet status ring base address lo reg in rxdma address map
393 * located at address 0x2020
394 * Defined earlier (u32)
395 */
396
397 /*
398 * structure for packet status ring base address hi reg in rxdma address map
399 * located at address 0x2024
400 * Defined earlier (u32)
401 */
402
403 /*
404 * structure for packet status ring number of descriptors reg in rxdma address
405 * map. Located at address 0x2028
406 */
407 typedef union _RXDMA_PSR_NUM_DES_t {
408 u32 value;
409 struct {
410 #ifdef _BIT_FIELDS_HTOL
411 u32 unused:20; /* bits 12-31 */
412 u32 psr_ndes:12; /* bit 0-11 */
413 #else
414 u32 psr_ndes:12; /* bit 0-11 */
415 u32 unused:20; /* bits 12-31 */
416 #endif
417 } bits;
418 } RXDMA_PSR_NUM_DES_t, *PRXDMA_PSR_NUM_DES_t;
419
420 /*
421 * structure for packet status ring available offset reg in rxdma address map
422 * located at address 0x202C
423 */
424 typedef union _RXDMA_PSR_AVAIL_OFFSET_t {
425 u32 value;
426 struct {
427 #ifdef _BIT_FIELDS_HTOL
428 u32 unused:19; /* bits 13-31 */
429 u32 psr_avail_wrap:1; /* bit 12 */
430 u32 psr_avail:12; /* bit 0-11 */
431 #else
432 u32 psr_avail:12; /* bit 0-11 */
433 u32 psr_avail_wrap:1; /* bit 12 */
434 u32 unused:19; /* bits 13-31 */
435 #endif
436 } bits;
437 } RXDMA_PSR_AVAIL_OFFSET_t, *PRXDMA_PSR_AVAIL_OFFSET_t;
438
439 /*
440 * structure for packet status ring full offset reg in rxdma address map
441 * located at address 0x2030
442 */
443 typedef union _RXDMA_PSR_FULL_OFFSET_t {
444 u32 value;
445 struct {
446 #ifdef _BIT_FIELDS_HTOL
447 u32 unused:19; /* bits 13-31 */
448 u32 psr_full_wrap:1; /* bit 12 */
449 u32 psr_full:12; /* bit 0-11 */
450 #else
451 u32 psr_full:12; /* bit 0-11 */
452 u32 psr_full_wrap:1; /* bit 12 */
453 u32 unused:19; /* bits 13-31 */
454 #endif
455 } bits;
456 } RXDMA_PSR_FULL_OFFSET_t, *PRXDMA_PSR_FULL_OFFSET_t;
457
458 /*
459 * structure for packet status ring access index reg in rxdma address map
460 * located at address 0x2034
461 */
462 typedef union _RXDMA_PSR_ACCESS_INDEX_t {
463 u32 value;
464 struct {
465 #ifdef _BIT_FIELDS_HTOL
466 u32 unused:27; /* bits 5-31 */
467 u32 psr_ai:5; /* bits 0-4 */
468 #else
469 u32 psr_ai:5; /* bits 0-4 */
470 u32 unused:27; /* bits 5-31 */
471 #endif
472 } bits;
473 } RXDMA_PSR_ACCESS_INDEX_t, *PRXDMA_PSR_ACCESS_INDEX_t;
474
475 /*
476 * structure for packet status ring minimum descriptors reg in rxdma address
477 * map. Located at address 0x2038
478 */
479 typedef union _RXDMA_PSR_MIN_DES_t {
480 u32 value;
481 struct {
482 #ifdef _BIT_FIELDS_HTOL
483 u32 unused:20; /* bits 12-31 */
484 u32 psr_min:12; /* bits 0-11 */
485 #else
486 u32 psr_min:12; /* bits 0-11 */
487 u32 unused:20; /* bits 12-31 */
488 #endif
489 } bits;
490 } RXDMA_PSR_MIN_DES_t, *PRXDMA_PSR_MIN_DES_t;
491
492 /*
493 * structure for free buffer ring base lo address reg in rxdma address map
494 * located at address 0x203C
495 * Defined earlier (u32)
496 */
497
498 /*
499 * structure for free buffer ring base hi address reg in rxdma address map
500 * located at address 0x2040
501 * Defined earlier (u32)
502 */
503
504 /*
505 * structure for free buffer ring number of descriptors reg in rxdma address
506 * map. Located at address 0x2044
507 */
508 typedef union _RXDMA_FBR_NUM_DES_t {
509 u32 value;
510 struct {
511 #ifdef _BIT_FIELDS_HTOL
512 u32 unused:22; /* bits 10-31 */
513 u32 fbr_ndesc:10; /* bits 0-9 */
514 #else
515 u32 fbr_ndesc:10; /* bits 0-9 */
516 u32 unused:22; /* bits 10-31 */
517 #endif
518 } bits;
519 } RXDMA_FBR_NUM_DES_t, *PRXDMA_FBR_NUM_DES_t;
520
521 /*
522 * structure for free buffer ring 0 available offset reg in rxdma address map
523 * located at address 0x2048
524 * Defined earlier (u32)
525 */
526
527 /*
528 * structure for free buffer ring 0 full offset reg in rxdma address map
529 * located at address 0x204C
530 * Defined earlier (u32)
531 */
532
533 /*
534 * structure for free buffer cache 0 full offset reg in rxdma address map
535 * located at address 0x2050
536 */
537 typedef union _RXDMA_FBC_RD_INDEX_t {
538 u32 value;
539 struct {
540 #ifdef _BIT_FIELDS_HTOL
541 u32 unused:27; /* bits 5-31 */
542 u32 fbc_rdi:5; /* bit 0-4 */
543 #else
544 u32 fbc_rdi:5; /* bit 0-4 */
545 u32 unused:27; /* bits 5-31 */
546 #endif
547 } bits;
548 } RXDMA_FBC_RD_INDEX_t, *PRXDMA_FBC_RD_INDEX_t;
549
550 /*
551 * structure for free buffer ring 0 minimum descriptor reg in rxdma address map
552 * located at address 0x2054
553 */
554 typedef union _RXDMA_FBR_MIN_DES_t {
555 u32 value;
556 struct {
557 #ifdef _BIT_FIELDS_HTOL
558 u32 unused:22; /* bits 10-31 */
559 u32 fbr_min:10; /* bits 0-9 */
560 #else
561 u32 fbr_min:10; /* bits 0-9 */
562 u32 unused:22; /* bits 10-31 */
563 #endif
564 } bits;
565 } RXDMA_FBR_MIN_DES_t, *PRXDMA_FBR_MIN_DES_t;
566
567 /*
568 * structure for free buffer ring 1 base address lo reg in rxdma address map
569 * located at address 0x2058 - 0x205C
570 * Defined earlier (RXDMA_FBR_BASE_LO_t and RXDMA_FBR_BASE_HI_t)
571 */
572
573 /*
574 * structure for free buffer ring 1 number of descriptors reg in rxdma address
575 * map. Located at address 0x2060
576 * Defined earlier (RXDMA_FBR_NUM_DES_t)
577 */
578
579 /*
580 * structure for free buffer ring 1 available offset reg in rxdma address map
581 * located at address 0x2064
582 * Defined Earlier (RXDMA_FBR_AVAIL_OFFSET_t)
583 */
584
585 /*
586 * structure for free buffer ring 1 full offset reg in rxdma address map
587 * located at address 0x2068
588 * Defined Earlier (RXDMA_FBR_FULL_OFFSET_t)
589 */
590
591 /*
592 * structure for free buffer cache 1 read index reg in rxdma address map
593 * located at address 0x206C
594 * Defined Earlier (RXDMA_FBC_RD_INDEX_t)
595 */
596
597 /*
598 * structure for free buffer ring 1 minimum descriptor reg in rxdma address map
599 * located at address 0x2070
600 * Defined Earlier (RXDMA_FBR_MIN_DES_t)
601 */
602
603 /*
604 * Rx DMA Module of JAGCore Address Mapping
605 * Located at address 0x2000
606 */
607 typedef struct _RXDMA_t { /* Location: */
608 RXDMA_CSR_t csr; /* 0x2000 */
609 u32 dma_wb_base_lo; /* 0x2004 */
610 u32 dma_wb_base_hi; /* 0x2008 */
611 RXDMA_NUM_PKT_DONE_t num_pkt_done; /* 0x200C */
612 RXDMA_MAX_PKT_TIME_t max_pkt_time; /* 0x2010 */
613 u32 rxq_rd_addr; /* 0x2014 */
614 u32 rxq_rd_addr_ext; /* 0x2018 */
615 u32 rxq_wr_addr; /* 0x201C */
616 u32 psr_base_lo; /* 0x2020 */
617 u32 psr_base_hi; /* 0x2024 */
618 RXDMA_PSR_NUM_DES_t psr_num_des; /* 0x2028 */
619 RXDMA_PSR_AVAIL_OFFSET_t psr_avail_offset; /* 0x202C */
620 RXDMA_PSR_FULL_OFFSET_t psr_full_offset; /* 0x2030 */
621 RXDMA_PSR_ACCESS_INDEX_t psr_access_index; /* 0x2034 */
622 RXDMA_PSR_MIN_DES_t psr_min_des; /* 0x2038 */
623 u32 fbr0_base_lo; /* 0x203C */
624 u32 fbr0_base_hi; /* 0x2040 */
625 RXDMA_FBR_NUM_DES_t fbr0_num_des; /* 0x2044 */
626 u32 fbr0_avail_offset; /* 0x2048 */
627 u32 fbr0_full_offset; /* 0x204C */
628 RXDMA_FBC_RD_INDEX_t fbr0_rd_index; /* 0x2050 */
629 RXDMA_FBR_MIN_DES_t fbr0_min_des; /* 0x2054 */
630 u32 fbr1_base_lo; /* 0x2058 */
631 u32 fbr1_base_hi; /* 0x205C */
632 RXDMA_FBR_NUM_DES_t fbr1_num_des; /* 0x2060 */
633 u32 fbr1_avail_offset; /* 0x2064 */
634 u32 fbr1_full_offset; /* 0x2068 */
635 RXDMA_FBC_RD_INDEX_t fbr1_rd_index; /* 0x206C */
636 RXDMA_FBR_MIN_DES_t fbr1_min_des; /* 0x2070 */
637 } RXDMA_t, *PRXDMA_t;
638
639 /* END OF RXDMA REGISTER ADDRESS MAP */
640
641
642 /* START OF TXMAC REGISTER ADDRESS MAP */
643
644 /*
645 * structure for control reg in txmac address map
646 * located at address 0x3000
647 */
648 typedef union _TXMAC_CTL_t {
649 u32 value;
650 struct {
651 #ifdef _BIT_FIELDS_HTOL
652 u32 unused:24; /* bits 8-31 */
653 u32 cklseg_diable:1; /* bit 7 */
654 u32 ckbcnt_disable:1; /* bit 6 */
655 u32 cksegnum:1; /* bit 5 */
656 u32 async_disable:1; /* bit 4 */
657 u32 fc_disable:1; /* bit 3 */
658 u32 mcif_disable:1; /* bit 2 */
659 u32 mif_disable:1; /* bit 1 */
660 u32 txmac_en:1; /* bit 0 */
661 #else
662 u32 txmac_en:1; /* bit 0 */
663 u32 mif_disable:1; /* bit 1 mac interface */
664 u32 mcif_disable:1; /* bit 2 mem. contr. interface */
665 u32 fc_disable:1; /* bit 3 */
666 u32 async_disable:1; /* bit 4 */
667 u32 cksegnum:1; /* bit 5 */
668 u32 ckbcnt_disable:1; /* bit 6 */
669 u32 cklseg_diable:1; /* bit 7 */
670 u32 unused:24; /* bits 8-31 */
671 #endif
672 } bits;
673 } TXMAC_CTL_t, *PTXMAC_CTL_t;
674
675 /*
676 * structure for shadow pointer reg in txmac address map
677 * located at address 0x3004
678 */
679 typedef union _TXMAC_SHADOW_PTR_t {
680 u32 value;
681 struct {
682 #ifdef _BIT_FIELDS_HTOL
683 u32 reserved2:5; /* bits 27-31 */
684 u32 txq_rd_ptr:11; /* bits 16-26 */
685 u32 reserved:5; /* bits 11-15 */
686 u32 txq_wr_ptr:11; /* bits 0-10 */
687 #else
688 u32 txq_wr_ptr:11; /* bits 0-10 */
689 u32 reserved:5; /* bits 11-15 */
690 u32 txq_rd_ptr:11; /* bits 16-26 */
691 u32 reserved2:5; /* bits 27-31 */
692 #endif
693 } bits;
694 } TXMAC_SHADOW_PTR_t, *PTXMAC_SHADOW_PTR_t;
695
696 /*
697 * structure for error count reg in txmac address map
698 * located at address 0x3008
699 */
700 typedef union _TXMAC_ERR_CNT_t {
701 u32 value;
702 struct {
703 #ifdef _BIT_FIELDS_HTOL
704 u32 unused:20; /* bits 12-31 */
705 u32 reserved:4; /* bits 8-11 */
706 u32 txq_underrun:4; /* bits 4-7 */
707 u32 fifo_underrun:4; /* bits 0-3 */
708 #else
709 u32 fifo_underrun:4; /* bits 0-3 */
710 u32 txq_underrun:4; /* bits 4-7 */
711 u32 reserved:4; /* bits 8-11 */
712 u32 unused:20; /* bits 12-31 */
713 #endif
714 } bits;
715 } TXMAC_ERR_CNT_t, *PTXMAC_ERR_CNT_t;
716
717 /*
718 * structure for max fill reg in txmac address map
719 * located at address 0x300C
720 * 31-12: unused
721 * 11-0: max fill
722 */
723
724 /*
725 * structure for cf parameter reg in txmac address map
726 * located at address 0x3010
727 * 31-16: cfep
728 * 15-0: cfpt
729 */
730
731 /*
732 * structure for tx test reg in txmac address map
733 * located at address 0x3014
734 * 31-17: unused
735 * 16: reserved1
736 * 15: txtest_en
737 * 14-11: unused
738 * 10-0: txq test pointer
739 */
740
741 /*
742 * structure for error reg in txmac address map
743 * located at address 0x3018
744 */
745 typedef union _TXMAC_ERR_t {
746 u32 value;
747 struct {
748 #ifdef _BIT_FIELDS_HTOL
749 u32 unused2:23; /* bits 9-31 */
750 u32 fifo_underrun:1; /* bit 8 */
751 u32 unused1:2; /* bits 6-7 */
752 u32 ctrl2_err:1; /* bit 5 */
753 u32 txq_underrun:1; /* bit 4 */
754 u32 bcnt_err:1; /* bit 3 */
755 u32 lseg_err:1; /* bit 2 */
756 u32 segnum_err:1; /* bit 1 */
757 u32 seg0_err:1; /* bit 0 */
758 #else
759 u32 seg0_err:1; /* bit 0 */
760 u32 segnum_err:1; /* bit 1 */
761 u32 lseg_err:1; /* bit 2 */
762 u32 bcnt_err:1; /* bit 3 */
763 u32 txq_underrun:1; /* bit 4 */
764 u32 ctrl2_err:1; /* bit 5 */
765 u32 unused1:2; /* bits 6-7 */
766 u32 fifo_underrun:1; /* bit 8 */
767 u32 unused2:23; /* bits 9-31 */
768 #endif
769 } bits;
770 } TXMAC_ERR_t, *PTXMAC_ERR_t;
771
772 /*
773 * structure for error interrupt reg in txmac address map
774 * located at address 0x301C
775 */
776 typedef union _TXMAC_ERR_INT_t {
777 u32 value;
778 struct {
779 #ifdef _BIT_FIELDS_HTOL
780 u32 unused2:23; /* bits 9-31 */
781 u32 fifo_underrun:1; /* bit 8 */
782 u32 unused1:2; /* bits 6-7 */
783 u32 ctrl2_err:1; /* bit 5 */
784 u32 txq_underrun:1; /* bit 4 */
785 u32 bcnt_err:1; /* bit 3 */
786 u32 lseg_err:1; /* bit 2 */
787 u32 segnum_err:1; /* bit 1 */
788 u32 seg0_err:1; /* bit 0 */
789 #else
790 u32 seg0_err:1; /* bit 0 */
791 u32 segnum_err:1; /* bit 1 */
792 u32 lseg_err:1; /* bit 2 */
793 u32 bcnt_err:1; /* bit 3 */
794 u32 txq_underrun:1; /* bit 4 */
795 u32 ctrl2_err:1; /* bit 5 */
796 u32 unused1:2; /* bits 6-7 */
797 u32 fifo_underrun:1; /* bit 8 */
798 u32 unused2:23; /* bits 9-31 */
799 #endif
800 } bits;
801 } TXMAC_ERR_INT_t, *PTXMAC_ERR_INT_t;
802
803 /*
804 * structure for error interrupt reg in txmac address map
805 * located at address 0x3020
806 *
807 * 31-2: unused
808 * 1: bp_req
809 * 0: bp_xonxoff
810 */
811
812 /*
813 * Tx MAC Module of JAGCore Address Mapping
814 */
815 typedef struct _TXMAC_t { /* Location: */
816 TXMAC_CTL_t ctl; /* 0x3000 */
817 TXMAC_SHADOW_PTR_t shadow_ptr; /* 0x3004 */
818 TXMAC_ERR_CNT_t err_cnt; /* 0x3008 */
819 u32 max_fill; /* 0x300C */
820 u32 cf_param; /* 0x3010 */
821 u32 tx_test; /* 0x3014 */
822 TXMAC_ERR_t err; /* 0x3018 */
823 TXMAC_ERR_INT_t err_int; /* 0x301C */
824 u32 bp_ctrl; /* 0x3020 */
825 } TXMAC_t, *PTXMAC_t;
826
827 /* END OF TXMAC REGISTER ADDRESS MAP */
828
829 /* START OF RXMAC REGISTER ADDRESS MAP */
830
831 /*
832 * structure for rxmac control reg in rxmac address map
833 * located at address 0x4000
834 */
835 typedef union _RXMAC_CTRL_t {
836 u32 value;
837 struct {
838 #ifdef _BIT_FIELDS_HTOL
839 u32 reserved:25; /* bits 7-31 */
840 u32 rxmac_int_disable:1; /* bit 6 */
841 u32 async_disable:1; /* bit 5 */
842 u32 mif_disable:1; /* bit 4 */
843 u32 wol_disable:1; /* bit 3 */
844 u32 pkt_filter_disable:1; /* bit 2 */
845 u32 mcif_disable:1; /* bit 1 */
846 u32 rxmac_en:1; /* bit 0 */
847 #else
848 u32 rxmac_en:1; /* bit 0 */
849 u32 mcif_disable:1; /* bit 1 */
850 u32 pkt_filter_disable:1; /* bit 2 */
851 u32 wol_disable:1; /* bit 3 */
852 u32 mif_disable:1; /* bit 4 */
853 u32 async_disable:1; /* bit 5 */
854 u32 rxmac_int_disable:1; /* bit 6 */
855 u32 reserved:25; /* bits 7-31 */
856 #endif
857 } bits;
858 } RXMAC_CTRL_t, *PRXMAC_CTRL_t;
859
860 /*
861 * structure for Wake On Lan Control and CRC 0 reg in rxmac address map
862 * located at address 0x4004
863 */
864 typedef union _RXMAC_WOL_CTL_CRC0_t {
865 u32 value;
866 struct {
867 #ifdef _BIT_FIELDS_HTOL
868 u32 crc0:16; /* bits 16-31 */
869 u32 reserve:4; /* bits 12-15 */
870 u32 ignore_pp:1; /* bit 11 */
871 u32 ignore_mp:1; /* bit 10 */
872 u32 clr_intr:1; /* bit 9 */
873 u32 ignore_link_chg:1; /* bit 8 */
874 u32 ignore_uni:1; /* bit 7 */
875 u32 ignore_multi:1; /* bit 6 */
876 u32 ignore_broad:1; /* bit 5 */
877 u32 valid_crc4:1; /* bit 4 */
878 u32 valid_crc3:1; /* bit 3 */
879 u32 valid_crc2:1; /* bit 2 */
880 u32 valid_crc1:1; /* bit 1 */
881 u32 valid_crc0:1; /* bit 0 */
882 #else
883 u32 valid_crc0:1; /* bit 0 */
884 u32 valid_crc1:1; /* bit 1 */
885 u32 valid_crc2:1; /* bit 2 */
886 u32 valid_crc3:1; /* bit 3 */
887 u32 valid_crc4:1; /* bit 4 */
888 u32 ignore_broad:1; /* bit 5 */
889 u32 ignore_multi:1; /* bit 6 */
890 u32 ignore_uni:1; /* bit 7 */
891 u32 ignore_link_chg:1; /* bit 8 */
892 u32 clr_intr:1; /* bit 9 */
893 u32 ignore_mp:1; /* bit 10 */
894 u32 ignore_pp:1; /* bit 11 */
895 u32 reserve:4; /* bits 12-15 */
896 u32 crc0:16; /* bits 16-31 */
897 #endif
898 } bits;
899 } RXMAC_WOL_CTL_CRC0_t, *PRXMAC_WOL_CTL_CRC0_t;
900
901 /*
902 * structure for CRC 1 and CRC 2 reg in rxmac address map
903 * located at address 0x4008
904 */
905 typedef union _RXMAC_WOL_CRC12_t {
906 u32 value;
907 struct {
908 #ifdef _BIT_FIELDS_HTOL
909 u32 crc2:16; /* bits 16-31 */
910 u32 crc1:16; /* bits 0-15 */
911 #else
912 u32 crc1:16; /* bits 0-15 */
913 u32 crc2:16; /* bits 16-31 */
914 #endif
915 } bits;
916 } RXMAC_WOL_CRC12_t, *PRXMAC_WOL_CRC12_t;
917
918 /*
919 * structure for CRC 3 and CRC 4 reg in rxmac address map
920 * located at address 0x400C
921 */
922 typedef union _RXMAC_WOL_CRC34_t {
923 u32 value;
924 struct {
925 #ifdef _BIT_FIELDS_HTOL
926 u32 crc4:16; /* bits 16-31 */
927 u32 crc3:16; /* bits 0-15 */
928 #else
929 u32 crc3:16; /* bits 0-15 */
930 u32 crc4:16; /* bits 16-31 */
931 #endif
932 } bits;
933 } RXMAC_WOL_CRC34_t, *PRXMAC_WOL_CRC34_t;
934
935 /*
936 * structure for Wake On Lan Source Address Lo reg in rxmac address map
937 * located at address 0x4010
938 */
939 typedef union _RXMAC_WOL_SA_LO_t {
940 u32 value;
941 struct {
942 #ifdef _BIT_FIELDS_HTOL
943 u32 sa3:8; /* bits 24-31 */
944 u32 sa4:8; /* bits 16-23 */
945 u32 sa5:8; /* bits 8-15 */
946 u32 sa6:8; /* bits 0-7 */
947 #else
948 u32 sa6:8; /* bits 0-7 */
949 u32 sa5:8; /* bits 8-15 */
950 u32 sa4:8; /* bits 16-23 */
951 u32 sa3:8; /* bits 24-31 */
952 #endif
953 } bits;
954 } RXMAC_WOL_SA_LO_t, *PRXMAC_WOL_SA_LO_t;
955
956 /*
957 * structure for Wake On Lan Source Address Hi reg in rxmac address map
958 * located at address 0x4014
959 */
960 typedef union _RXMAC_WOL_SA_HI_t {
961 u32 value;
962 struct {
963 #ifdef _BIT_FIELDS_HTOL
964 u32 reserved:16; /* bits 16-31 */
965 u32 sa1:8; /* bits 8-15 */
966 u32 sa2:8; /* bits 0-7 */
967 #else
968 u32 sa2:8; /* bits 0-7 */
969 u32 sa1:8; /* bits 8-15 */
970 u32 reserved:16; /* bits 16-31 */
971 #endif
972 } bits;
973 } RXMAC_WOL_SA_HI_t, *PRXMAC_WOL_SA_HI_t;
974
975 /*
976 * structure for Wake On Lan mask reg in rxmac address map
977 * located at address 0x4018 - 0x4064
978 * Defined earlier (u32)
979 */
980
981 /*
982 * structure for Unicast Paket Filter Address 1 reg in rxmac address map
983 * located at address 0x4068
984 */
985 typedef union _RXMAC_UNI_PF_ADDR1_t {
986 u32 value;
987 struct {
988 #ifdef _BIT_FIELDS_HTOL
989 u32 addr1_3:8; /* bits 24-31 */
990 u32 addr1_4:8; /* bits 16-23 */
991 u32 addr1_5:8; /* bits 8-15 */
992 u32 addr1_6:8; /* bits 0-7 */
993 #else
994 u32 addr1_6:8; /* bits 0-7 */
995 u32 addr1_5:8; /* bits 8-15 */
996 u32 addr1_4:8; /* bits 16-23 */
997 u32 addr1_3:8; /* bits 24-31 */
998 #endif
999 } bits;
1000 } RXMAC_UNI_PF_ADDR1_t, *PRXMAC_UNI_PF_ADDR1_t;
1001
1002 /*
1003 * structure for Unicast Paket Filter Address 2 reg in rxmac address map
1004 * located at address 0x406C
1005 */
1006 typedef union _RXMAC_UNI_PF_ADDR2_t {
1007 u32 value;
1008 struct {
1009 #ifdef _BIT_FIELDS_HTOL
1010 u32 addr2_3:8; /* bits 24-31 */
1011 u32 addr2_4:8; /* bits 16-23 */
1012 u32 addr2_5:8; /* bits 8-15 */
1013 u32 addr2_6:8; /* bits 0-7 */
1014 #else
1015 u32 addr2_6:8; /* bits 0-7 */
1016 u32 addr2_5:8; /* bits 8-15 */
1017 u32 addr2_4:8; /* bits 16-23 */
1018 u32 addr2_3:8; /* bits 24-31 */
1019 #endif
1020 } bits;
1021 } RXMAC_UNI_PF_ADDR2_t, *PRXMAC_UNI_PF_ADDR2_t;
1022
1023 /*
1024 * structure for Unicast Paket Filter Address 1 & 2 reg in rxmac address map
1025 * located at address 0x4070
1026 */
1027 typedef union _RXMAC_UNI_PF_ADDR3_t {
1028 u32 value;
1029 struct {
1030 #ifdef _BIT_FIELDS_HTOL
1031 u32 addr2_1:8; /* bits 24-31 */
1032 u32 addr2_2:8; /* bits 16-23 */
1033 u32 addr1_1:8; /* bits 8-15 */
1034 u32 addr1_2:8; /* bits 0-7 */
1035 #else
1036 u32 addr1_2:8; /* bits 0-7 */
1037 u32 addr1_1:8; /* bits 8-15 */
1038 u32 addr2_2:8; /* bits 16-23 */
1039 u32 addr2_1:8; /* bits 24-31 */
1040 #endif
1041 } bits;
1042 } RXMAC_UNI_PF_ADDR3_t, *PRXMAC_UNI_PF_ADDR3_t;
1043
1044 /*
1045 * structure for Multicast Hash reg in rxmac address map
1046 * located at address 0x4074 - 0x4080
1047 * Defined earlier (u32)
1048 */
1049
1050 /*
1051 * structure for Packet Filter Control reg in rxmac address map
1052 * located at address 0x4084
1053 */
1054 typedef union _RXMAC_PF_CTRL_t {
1055 u32 value;
1056 struct {
1057 #ifdef _BIT_FIELDS_HTOL
1058 u32 unused2:9; /* bits 23-31 */
1059 u32 min_pkt_size:7; /* bits 16-22 */
1060 u32 unused1:12; /* bits 4-15 */
1061 u32 filter_frag_en:1; /* bit 3 */
1062 u32 filter_uni_en:1; /* bit 2 */
1063 u32 filter_multi_en:1; /* bit 1 */
1064 u32 filter_broad_en:1; /* bit 0 */
1065 #else
1066 u32 filter_broad_en:1; /* bit 0 */
1067 u32 filter_multi_en:1; /* bit 1 */
1068 u32 filter_uni_en:1; /* bit 2 */
1069 u32 filter_frag_en:1; /* bit 3 */
1070 u32 unused1:12; /* bits 4-15 */
1071 u32 min_pkt_size:7; /* bits 16-22 */
1072 u32 unused2:9; /* bits 23-31 */
1073 #endif
1074 } bits;
1075 } RXMAC_PF_CTRL_t, *PRXMAC_PF_CTRL_t;
1076
1077 /*
1078 * structure for Memory Controller Interface Control Max Segment reg in rxmac
1079 * address map. Located at address 0x4088
1080 */
1081 typedef union _RXMAC_MCIF_CTRL_MAX_SEG_t {
1082 u32 value;
1083 struct {
1084 #ifdef _BIT_FIELDS_HTOL
1085 u32 reserved:22; /* bits 10-31 */
1086 u32 max_size:8; /* bits 2-9 */
1087 u32 fc_en:1; /* bit 1 */
1088 u32 seg_en:1; /* bit 0 */
1089 #else
1090 u32 seg_en:1; /* bit 0 */
1091 u32 fc_en:1; /* bit 1 */
1092 u32 max_size:8; /* bits 2-9 */
1093 u32 reserved:22; /* bits 10-31 */
1094 #endif
1095 } bits;
1096 } RXMAC_MCIF_CTRL_MAX_SEG_t, *PRXMAC_MCIF_CTRL_MAX_SEG_t;
1097
1098 /*
1099 * structure for Memory Controller Interface Water Mark reg in rxmac address
1100 * map. Located at address 0x408C
1101 */
1102 typedef union _RXMAC_MCIF_WATER_MARK_t {
1103 u32 value;
1104 struct {
1105 #ifdef _BIT_FIELDS_HTOL
1106 u32 reserved2:6; /* bits 26-31 */
1107 u32 mark_hi:10; /* bits 16-25 */
1108 u32 reserved1:6; /* bits 10-15 */
1109 u32 mark_lo:10; /* bits 0-9 */
1110 #else
1111 u32 mark_lo:10; /* bits 0-9 */
1112 u32 reserved1:6; /* bits 10-15 */
1113 u32 mark_hi:10; /* bits 16-25 */
1114 u32 reserved2:6; /* bits 26-31 */
1115 #endif
1116 } bits;
1117 } RXMAC_MCIF_WATER_MARK_t, *PRXMAC_MCIF_WATER_MARK_t;
1118
1119 /*
1120 * structure for Rx Queue Dialog reg in rxmac address map.
1121 * located at address 0x4090
1122 */
1123 typedef union _RXMAC_RXQ_DIAG_t {
1124 u32 value;
1125 struct {
1126 #ifdef _BIT_FIELDS_HTOL
1127 u32 reserved2:6; /* bits 26-31 */
1128 u32 rd_ptr:10; /* bits 16-25 */
1129 u32 reserved1:6; /* bits 10-15 */
1130 u32 wr_ptr:10; /* bits 0-9 */
1131 #else
1132 u32 wr_ptr:10; /* bits 0-9 */
1133 u32 reserved1:6; /* bits 10-15 */
1134 u32 rd_ptr:10; /* bits 16-25 */
1135 u32 reserved2:6; /* bits 26-31 */
1136 #endif
1137 } bits;
1138 } RXMAC_RXQ_DIAG_t, *PRXMAC_RXQ_DIAG_t;
1139
1140 /*
1141 * structure for space availiable reg in rxmac address map.
1142 * located at address 0x4094
1143 */
1144 typedef union _RXMAC_SPACE_AVAIL_t {
1145 u32 value;
1146 struct {
1147 #ifdef _BIT_FIELDS_HTOL
1148 u32 reserved2:15; /* bits 17-31 */
1149 u32 space_avail_en:1; /* bit 16 */
1150 u32 reserved1:6; /* bits 10-15 */
1151 u32 space_avail:10; /* bits 0-9 */
1152 #else
1153 u32 space_avail:10; /* bits 0-9 */
1154 u32 reserved1:6; /* bits 10-15 */
1155 u32 space_avail_en:1; /* bit 16 */
1156 u32 reserved2:15; /* bits 17-31 */
1157 #endif
1158 } bits;
1159 } RXMAC_SPACE_AVAIL_t, *PRXMAC_SPACE_AVAIL_t;
1160
1161 /*
1162 * structure for management interface reg in rxmac address map.
1163 * located at address 0x4098
1164 */
1165 typedef union _RXMAC_MIF_CTL_t {
1166 u32 value;
1167 struct {
1168 #ifdef _BIT_FIELDS_HTOL
1169 u32 reserve:14; /* bits 18-31 */
1170 u32 drop_pkt_en:1; /* bit 17 */
1171 u32 drop_pkt_mask:17; /* bits 0-16 */
1172 #else
1173 u32 drop_pkt_mask:17; /* bits 0-16 */
1174 u32 drop_pkt_en:1; /* bit 17 */
1175 u32 reserve:14; /* bits 18-31 */
1176 #endif
1177 } bits;
1178 } RXMAC_MIF_CTL_t, *PRXMAC_MIF_CTL_t;
1179
1180 /*
1181 * structure for Error reg in rxmac address map.
1182 * located at address 0x409C
1183 */
1184 typedef union _RXMAC_ERROR_REG_t {
1185 u32 value;
1186 struct {
1187 #ifdef _BIT_FIELDS_HTOL
1188 u32 reserve:28; /* bits 4-31 */
1189 u32 mif:1; /* bit 3 */
1190 u32 async:1; /* bit 2 */
1191 u32 pkt_filter:1; /* bit 1 */
1192 u32 mcif:1; /* bit 0 */
1193 #else
1194 u32 mcif:1; /* bit 0 */
1195 u32 pkt_filter:1; /* bit 1 */
1196 u32 async:1; /* bit 2 */
1197 u32 mif:1; /* bit 3 */
1198 u32 reserve:28; /* bits 4-31 */
1199 #endif
1200 } bits;
1201 } RXMAC_ERROR_REG_t, *PRXMAC_ERROR_REG_t;
1202
1203 /*
1204 * Rx MAC Module of JAGCore Address Mapping
1205 */
1206 typedef struct _RXMAC_t { /* Location: */
1207 RXMAC_CTRL_t ctrl; /* 0x4000 */
1208 RXMAC_WOL_CTL_CRC0_t crc0; /* 0x4004 */
1209 RXMAC_WOL_CRC12_t crc12; /* 0x4008 */
1210 RXMAC_WOL_CRC34_t crc34; /* 0x400C */
1211 RXMAC_WOL_SA_LO_t sa_lo; /* 0x4010 */
1212 RXMAC_WOL_SA_HI_t sa_hi; /* 0x4014 */
1213 u32 mask0_word0; /* 0x4018 */
1214 u32 mask0_word1; /* 0x401C */
1215 u32 mask0_word2; /* 0x4020 */
1216 u32 mask0_word3; /* 0x4024 */
1217 u32 mask1_word0; /* 0x4028 */
1218 u32 mask1_word1; /* 0x402C */
1219 u32 mask1_word2; /* 0x4030 */
1220 u32 mask1_word3; /* 0x4034 */
1221 u32 mask2_word0; /* 0x4038 */
1222 u32 mask2_word1; /* 0x403C */
1223 u32 mask2_word2; /* 0x4040 */
1224 u32 mask2_word3; /* 0x4044 */
1225 u32 mask3_word0; /* 0x4048 */
1226 u32 mask3_word1; /* 0x404C */
1227 u32 mask3_word2; /* 0x4050 */
1228 u32 mask3_word3; /* 0x4054 */
1229 u32 mask4_word0; /* 0x4058 */
1230 u32 mask4_word1; /* 0x405C */
1231 u32 mask4_word2; /* 0x4060 */
1232 u32 mask4_word3; /* 0x4064 */
1233 RXMAC_UNI_PF_ADDR1_t uni_pf_addr1; /* 0x4068 */
1234 RXMAC_UNI_PF_ADDR2_t uni_pf_addr2; /* 0x406C */
1235 RXMAC_UNI_PF_ADDR3_t uni_pf_addr3; /* 0x4070 */
1236 u32 multi_hash1; /* 0x4074 */
1237 u32 multi_hash2; /* 0x4078 */
1238 u32 multi_hash3; /* 0x407C */
1239 u32 multi_hash4; /* 0x4080 */
1240 RXMAC_PF_CTRL_t pf_ctrl; /* 0x4084 */
1241 RXMAC_MCIF_CTRL_MAX_SEG_t mcif_ctrl_max_seg; /* 0x4088 */
1242 RXMAC_MCIF_WATER_MARK_t mcif_water_mark; /* 0x408C */
1243 RXMAC_RXQ_DIAG_t rxq_diag; /* 0x4090 */
1244 RXMAC_SPACE_AVAIL_t space_avail; /* 0x4094 */
1245
1246 RXMAC_MIF_CTL_t mif_ctrl; /* 0x4098 */
1247 RXMAC_ERROR_REG_t err_reg; /* 0x409C */
1248 } RXMAC_t, *PRXMAC_t;
1249
1250 /* END OF TXMAC REGISTER ADDRESS MAP */
1251
1252
1253 /* START OF MAC REGISTER ADDRESS MAP */
1254
1255 /*
1256 * structure for configuration #1 reg in mac address map.
1257 * located at address 0x5000
1258 *
1259 * 31: soft reset
1260 * 30: sim reset
1261 * 29-20: reserved
1262 * 19: reset rx mc
1263 * 18: reset tx mc
1264 * 17: reset rx func
1265 * 16: reset tx fnc
1266 * 15-9: reserved
1267 * 8: loopback
1268 * 7-6: reserved
1269 * 5: rx flow
1270 * 4: tx flow
1271 * 3: syncd rx en
1272 * 2: rx enable
1273 * 1: syncd tx en
1274 * 0: tx enable
1275 */
1276
1277 #define CFG1_LOOPBACK 0x00000100
1278 #define CFG1_RX_FLOW 0x00000020
1279 #define CFG1_TX_FLOW 0x00000010
1280 #define CFG1_RX_ENABLE 0x00000004
1281 #define CFG1_TX_ENABLE 0x00000001
1282 #define CFG1_WAIT 0x0000000A /* RX & TX syncd */
1283
1284 /*
1285 * structure for configuration #2 reg in mac address map.
1286 * located at address 0x5004
1287 * 31-16: reserved
1288 * 15-12: preamble
1289 * 11-10: reserved
1290 * 9-8: if mode
1291 * 7-6: reserved
1292 * 5: huge frame
1293 * 4: length check
1294 * 3: undefined
1295 * 2: pad crc
1296 * 1: crc enable
1297 * 0: full duplex
1298 */
1299
1300
1301 /*
1302 * structure for Interpacket gap reg in mac address map.
1303 * located at address 0x5008
1304 *
1305 * 31: reserved
1306 * 30-24: non B2B ipg 1
1307 * 23: undefined
1308 * 22-16: non B2B ipg 2
1309 * 15-8: Min ifg enforce
1310 * 7-0: B2B ipg
1311 *
1312 * structure for half duplex reg in mac address map.
1313 * located at address 0x500C
1314 * 31-24: reserved
1315 * 23-20: Alt BEB trunc
1316 * 19: Alt BEB enable
1317 * 18: BP no backoff
1318 * 17: no backoff
1319 * 16: excess defer
1320 * 15-12: re-xmit max
1321 * 11-10: reserved
1322 * 9-0: collision window
1323 */
1324
1325 /*
1326 * structure for Maximum Frame Length reg in mac address map.
1327 * located at address 0x5010: bits 0-15 hold the length.
1328 */
1329
1330 /*
1331 * structure for Reserve 1 reg in mac address map.
1332 * located at address 0x5014 - 0x5018
1333 * Defined earlier (u32)
1334 */
1335
1336 /*
1337 * structure for Test reg in mac address map.
1338 * located at address 0x501C
1339 * test: bits 0-2, rest unused
1340 */
1341
1342 /*
1343 * structure for MII Management Configuration reg in mac address map.
1344 * located at address 0x5020
1345 *
1346 * 31: reset MII mgmt
1347 * 30-6: unused
1348 * 5: scan auto increment
1349 * 4: preamble supress
1350 * 3: undefined
1351 * 2-0: mgmt clock reset
1352 */
1353
1354 /*
1355 * structure for MII Management Command reg in mac address map.
1356 * located at address 0x5024
1357 * bit 1: scan cycle
1358 * bit 0: read cycle
1359 */
1360
1361 /*
1362 * structure for MII Management Address reg in mac address map.
1363 * located at address 0x5028
1364 * 31-13: reserved
1365 * 12-8: phy addr
1366 * 7-5: reserved
1367 * 4-0: register
1368 */
1369
1370 #define MII_ADDR(phy,reg) ((phy) << 8 | (reg))
1371
1372 /*
1373 * structure for MII Management Control reg in mac address map.
1374 * located at address 0x502C
1375 * 31-16: reserved
1376 * 15-0: phy control
1377 */
1378
1379 /*
1380 * structure for MII Management Status reg in mac address map.
1381 * located at address 0x5030
1382 * 31-16: reserved
1383 * 15-0: phy control
1384 */
1385
1386 /*
1387 * structure for MII Management Indicators reg in mac address map.
1388 * located at address 0x5034
1389 * 31-3: reserved
1390 * 2: not valid
1391 * 1: scanning
1392 * 0: busy
1393 */
1394
1395 #define MGMT_BUSY 0x00000001 /* busy */
1396 #define MGMT_WAIT 0x00000005 /* busy | not valid */
1397
1398 /*
1399 * structure for Interface Control reg in mac address map.
1400 * located at address 0x5038
1401 *
1402 * 31: reset if module
1403 * 30-28: reserved
1404 * 27: tbi mode
1405 * 26: ghd mode
1406 * 25: lhd mode
1407 * 24: phy mode
1408 * 23: reset per mii
1409 * 22-17: reserved
1410 * 16: speed
1411 * 15: reset pe100x
1412 * 14-11: reserved
1413 * 10: force quiet
1414 * 9: no cipher
1415 * 8: disable link fail
1416 * 7: reset gpsi
1417 * 6-1: reserved
1418 * 0: enable jabber protection
1419 */
1420
1421 /*
1422 * structure for Interface Status reg in mac address map.
1423 * located at address 0x503C
1424 */
1425 typedef union _MAC_IF_STAT_t {
1426 u32 value;
1427 struct {
1428 #ifdef _BIT_FIELDS_HTOL
1429 u32 reserved:22; /* bits 10-31 */
1430 u32 excess_defer:1; /* bit 9 */
1431 u32 clash:1; /* bit 8 */
1432 u32 phy_jabber:1; /* bit 7 */
1433 u32 phy_link_ok:1; /* bit 6 */
1434 u32 phy_full_duplex:1; /* bit 5 */
1435 u32 phy_speed:1; /* bit 4 */
1436 u32 pe100x_link_fail:1; /* bit 3 */
1437 u32 pe10t_loss_carrie:1; /* bit 2 */
1438 u32 pe10t_sqe_error:1; /* bit 1 */
1439 u32 pe10t_jabber:1; /* bit 0 */
1440 #else
1441 u32 pe10t_jabber:1; /* bit 0 */
1442 u32 pe10t_sqe_error:1; /* bit 1 */
1443 u32 pe10t_loss_carrie:1; /* bit 2 */
1444 u32 pe100x_link_fail:1; /* bit 3 */
1445 u32 phy_speed:1; /* bit 4 */
1446 u32 phy_full_duplex:1; /* bit 5 */
1447 u32 phy_link_ok:1; /* bit 6 */
1448 u32 phy_jabber:1; /* bit 7 */
1449 u32 clash:1; /* bit 8 */
1450 u32 excess_defer:1; /* bit 9 */
1451 u32 reserved:22; /* bits 10-31 */
1452 #endif
1453 } bits;
1454 } MAC_IF_STAT_t, *PMAC_IF_STAT_t;
1455
1456 /*
1457 * structure for Mac Station Address, Part 1 reg in mac address map.
1458 * located at address 0x5040
1459 */
1460 typedef union _MAC_STATION_ADDR1_t {
1461 u32 value;
1462 struct {
1463 #ifdef _BIT_FIELDS_HTOL
1464 u32 Octet6:8; /* bits 24-31 */
1465 u32 Octet5:8; /* bits 16-23 */
1466 u32 Octet4:8; /* bits 8-15 */
1467 u32 Octet3:8; /* bits 0-7 */
1468 #else
1469 u32 Octet3:8; /* bits 0-7 */
1470 u32 Octet4:8; /* bits 8-15 */
1471 u32 Octet5:8; /* bits 16-23 */
1472 u32 Octet6:8; /* bits 24-31 */
1473 #endif
1474 } bits;
1475 } MAC_STATION_ADDR1_t, *PMAC_STATION_ADDR1_t;
1476
1477 /*
1478 * structure for Mac Station Address, Part 2 reg in mac address map.
1479 * located at address 0x5044
1480 */
1481 typedef union _MAC_STATION_ADDR2_t {
1482 u32 value;
1483 struct {
1484 #ifdef _BIT_FIELDS_HTOL
1485 u32 Octet2:8; /* bits 24-31 */
1486 u32 Octet1:8; /* bits 16-23 */
1487 u32 reserved:16; /* bits 0-15 */
1488 #else
1489 u32 reserved:16; /* bit 0-15 */
1490 u32 Octet1:8; /* bits 16-23 */
1491 u32 Octet2:8; /* bits 24-31 */
1492 #endif
1493 } bits;
1494 } MAC_STATION_ADDR2_t, *PMAC_STATION_ADDR2_t;
1495
1496 /*
1497 * MAC Module of JAGCore Address Mapping
1498 */
1499 typedef struct _MAC_t { /* Location: */
1500 u32 cfg1; /* 0x5000 */
1501 u32 cfg2; /* 0x5004 */
1502 u32 ipg; /* 0x5008 */
1503 u32 hfdp; /* 0x500C */
1504 u32 max_fm_len; /* 0x5010 */
1505 u32 rsv1; /* 0x5014 */
1506 u32 rsv2; /* 0x5018 */
1507 u32 mac_test; /* 0x501C */
1508 u32 mii_mgmt_cfg; /* 0x5020 */
1509 u32 mii_mgmt_cmd; /* 0x5024 */
1510 u32 mii_mgmt_addr; /* 0x5028 */
1511 u32 mii_mgmt_ctrl; /* 0x502C */
1512 u32 mii_mgmt_stat; /* 0x5030 */
1513 u32 mii_mgmt_indicator; /* 0x5034 */
1514 u32 if_ctrl; /* 0x5038 */
1515 MAC_IF_STAT_t if_stat; /* 0x503C */
1516 MAC_STATION_ADDR1_t station_addr_1; /* 0x5040 */
1517 MAC_STATION_ADDR2_t station_addr_2; /* 0x5044 */
1518 } MAC_t, *PMAC_t;
1519
1520 /* END OF MAC REGISTER ADDRESS MAP */
1521
1522 /* START OF MAC STAT REGISTER ADDRESS MAP */
1523
1524 /*
1525 * structure for Carry Register One and it's Mask Register reg located in mac
1526 * stat address map address 0x6130 and 0x6138.
1527 *
1528 * 31: tr64
1529 * 30: tr127
1530 * 29: tr255
1531 * 28: tr511
1532 * 27: tr1k
1533 * 26: trmax
1534 * 25: trmgv
1535 * 24-17: unused
1536 * 16: rbyt
1537 * 15: rpkt
1538 * 14: rfcs
1539 * 13: rmca
1540 * 12: rbca
1541 * 11: rxcf
1542 * 10: rxpf
1543 * 9: rxuo
1544 * 8: raln
1545 * 7: rflr
1546 * 6: rcde
1547 * 5: rcse
1548 * 4: rund
1549 * 3: rovr
1550 * 2: rfrg
1551 * 1: rjbr
1552 * 0: rdrp
1553 */
1554
1555 /*
1556 * structure for Carry Register Two Mask Register reg in mac stat address map.
1557 * located at address 0x613C
1558 *
1559 * 31-20: unused
1560 * 19: tjbr
1561 * 18: tfcs
1562 * 17: txcf
1563 * 16: tovr
1564 * 15: tund
1565 * 14: trfg
1566 * 13: tbyt
1567 * 12: tpkt
1568 * 11: tmca
1569 * 10: tbca
1570 * 9: txpf
1571 * 8: tdfr
1572 * 7: tedf
1573 * 6: tscl
1574 * 5: tmcl
1575 * 4: tlcl
1576 * 3: txcl
1577 * 2: tncl
1578 * 1: tpfh
1579 * 0: tdrp
1580 */
1581
1582 /*
1583 * MAC STATS Module of JAGCore Address Mapping
1584 */
1585 typedef struct _MAC_STAT_t { /* Location: */
1586 u32 pad[32]; /* 0x6000 - 607C */
1587
1588 /* Tx/Rx 0-64 Byte Frame Counter */
1589 u32 TR64; /* 0x6080 */
1590
1591 /* Tx/Rx 65-127 Byte Frame Counter */
1592 u32 TR127; /* 0x6084 */
1593
1594 /* Tx/Rx 128-255 Byte Frame Counter */
1595 u32 TR255; /* 0x6088 */
1596
1597 /* Tx/Rx 256-511 Byte Frame Counter */
1598 u32 TR511; /* 0x608C */
1599
1600 /* Tx/Rx 512-1023 Byte Frame Counter */
1601 u32 TR1K; /* 0x6090 */
1602
1603 /* Tx/Rx 1024-1518 Byte Frame Counter */
1604 u32 TRMax; /* 0x6094 */
1605
1606 /* Tx/Rx 1519-1522 Byte Good VLAN Frame Count */
1607 u32 TRMgv; /* 0x6098 */
1608
1609 /* Rx Byte Counter */
1610 u32 RByt; /* 0x609C */
1611
1612 /* Rx Packet Counter */
1613 u32 RPkt; /* 0x60A0 */
1614
1615 /* Rx FCS Error Counter */
1616 u32 RFcs; /* 0x60A4 */
1617
1618 /* Rx Multicast Packet Counter */
1619 u32 RMca; /* 0x60A8 */
1620
1621 /* Rx Broadcast Packet Counter */
1622 u32 RBca; /* 0x60AC */
1623
1624 /* Rx Control Frame Packet Counter */
1625 u32 RxCf; /* 0x60B0 */
1626
1627 /* Rx Pause Frame Packet Counter */
1628 u32 RxPf; /* 0x60B4 */
1629
1630 /* Rx Unknown OP Code Counter */
1631 u32 RxUo; /* 0x60B8 */
1632
1633 /* Rx Alignment Error Counter */
1634 u32 RAln; /* 0x60BC */
1635
1636 /* Rx Frame Length Error Counter */
1637 u32 RFlr; /* 0x60C0 */
1638
1639 /* Rx Code Error Counter */
1640 u32 RCde; /* 0x60C4 */
1641
1642 /* Rx Carrier Sense Error Counter */
1643 u32 RCse; /* 0x60C8 */
1644
1645 /* Rx Undersize Packet Counter */
1646 u32 RUnd; /* 0x60CC */
1647
1648 /* Rx Oversize Packet Counter */
1649 u32 ROvr; /* 0x60D0 */
1650
1651 /* Rx Fragment Counter */
1652 u32 RFrg; /* 0x60D4 */
1653
1654 /* Rx Jabber Counter */
1655 u32 RJbr; /* 0x60D8 */
1656
1657 /* Rx Drop */
1658 u32 RDrp; /* 0x60DC */
1659
1660 /* Tx Byte Counter */
1661 u32 TByt; /* 0x60E0 */
1662
1663 /* Tx Packet Counter */
1664 u32 TPkt; /* 0x60E4 */
1665
1666 /* Tx Multicast Packet Counter */
1667 u32 TMca; /* 0x60E8 */
1668
1669 /* Tx Broadcast Packet Counter */
1670 u32 TBca; /* 0x60EC */
1671
1672 /* Tx Pause Control Frame Counter */
1673 u32 TxPf; /* 0x60F0 */
1674
1675 /* Tx Deferral Packet Counter */
1676 u32 TDfr; /* 0x60F4 */
1677
1678 /* Tx Excessive Deferral Packet Counter */
1679 u32 TEdf; /* 0x60F8 */
1680
1681 /* Tx Single Collision Packet Counter */
1682 u32 TScl; /* 0x60FC */
1683
1684 /* Tx Multiple Collision Packet Counter */
1685 u32 TMcl; /* 0x6100 */
1686
1687 /* Tx Late Collision Packet Counter */
1688 u32 TLcl; /* 0x6104 */
1689
1690 /* Tx Excessive Collision Packet Counter */
1691 u32 TXcl; /* 0x6108 */
1692
1693 /* Tx Total Collision Packet Counter */
1694 u32 TNcl; /* 0x610C */
1695
1696 /* Tx Pause Frame Honored Counter */
1697 u32 TPfh; /* 0x6110 */
1698
1699 /* Tx Drop Frame Counter */
1700 u32 TDrp; /* 0x6114 */
1701
1702 /* Tx Jabber Frame Counter */
1703 u32 TJbr; /* 0x6118 */
1704
1705 /* Tx FCS Error Counter */
1706 u32 TFcs; /* 0x611C */
1707
1708 /* Tx Control Frame Counter */
1709 u32 TxCf; /* 0x6120 */
1710
1711 /* Tx Oversize Frame Counter */
1712 u32 TOvr; /* 0x6124 */
1713
1714 /* Tx Undersize Frame Counter */
1715 u32 TUnd; /* 0x6128 */
1716
1717 /* Tx Fragments Frame Counter */
1718 u32 TFrg; /* 0x612C */
1719
1720 /* Carry Register One Register */
1721 u32 Carry1; /* 0x6130 */
1722
1723 /* Carry Register Two Register */
1724 u32 Carry2; /* 0x6134 */
1725
1726 /* Carry Register One Mask Register */
1727 u32 Carry1M; /* 0x6138 */
1728
1729 /* Carry Register Two Mask Register */
1730 u32 Carry2M; /* 0x613C */
1731 } MAC_STAT_t, *PMAC_STAT_t;
1732
1733 /* END OF MAC STAT REGISTER ADDRESS MAP */
1734
1735
1736 /* START OF MMC REGISTER ADDRESS MAP */
1737
1738 /*
1739 * Main Memory Controller Control reg in mmc address map.
1740 * located at address 0x7000
1741 */
1742
1743 #define ET_MMC_ENABLE 1
1744 #define ET_MMC_ARB_DISABLE 2
1745 #define ET_MMC_RXMAC_DISABLE 4
1746 #define ET_MMC_TXMAC_DISABLE 8
1747 #define ET_MMC_TXDMA_DISABLE 16
1748 #define ET_MMC_RXDMA_DISABLE 32
1749 #define ET_MMC_FORCE_CE 64
1750
1751 /*
1752 * Main Memory Controller Host Memory Access Address reg in mmc
1753 * address map. Located at address 0x7004. Top 16 bits hold the address bits
1754 */
1755
1756 #define ET_SRAM_REQ_ACCESS 1
1757 #define ET_SRAM_WR_ACCESS 2
1758 #define ET_SRAM_IS_CTRL 4
1759
1760 /*
1761 * structure for Main Memory Controller Host Memory Access Data reg in mmc
1762 * address map. Located at address 0x7008 - 0x7014
1763 * Defined earlier (u32)
1764 */
1765
1766 /*
1767 * Memory Control Module of JAGCore Address Mapping
1768 */
1769 typedef struct _MMC_t { /* Location: */
1770 u32 mmc_ctrl; /* 0x7000 */
1771 u32 sram_access; /* 0x7004 */
1772 u32 sram_word1; /* 0x7008 */
1773 u32 sram_word2; /* 0x700C */
1774 u32 sram_word3; /* 0x7010 */
1775 u32 sram_word4; /* 0x7014 */
1776 } MMC_t, *PMMC_t;
1777
1778 /* END OF MMC REGISTER ADDRESS MAP */
1779
1780
1781 /* START OF EXP ROM REGISTER ADDRESS MAP */
1782
1783 /*
1784 * Expansion ROM Module of JAGCore Address Mapping
1785 */
1786
1787 /* Take this out until it is not empty */
1788 #if 0
1789 typedef struct _EXP_ROM_t {
1790
1791 } EXP_ROM_t, *PEXP_ROM_t;
1792 #endif
1793
1794 /* END OF EXP ROM REGISTER ADDRESS MAP */
1795
1796
1797 /*
1798 * JAGCore Address Mapping
1799 */
1800 typedef struct _ADDRESS_MAP_t {
1801 GLOBAL_t global;
1802 /* unused section of global address map */
1803 u8 unused_global[4096 - sizeof(GLOBAL_t)];
1804 TXDMA_t txdma;
1805 /* unused section of txdma address map */
1806 u8 unused_txdma[4096 - sizeof(TXDMA_t)];
1807 RXDMA_t rxdma;
1808 /* unused section of rxdma address map */
1809 u8 unused_rxdma[4096 - sizeof(RXDMA_t)];
1810 TXMAC_t txmac;
1811 /* unused section of txmac address map */
1812 u8 unused_txmac[4096 - sizeof(TXMAC_t)];
1813 RXMAC_t rxmac;
1814 /* unused section of rxmac address map */
1815 u8 unused_rxmac[4096 - sizeof(RXMAC_t)];
1816 MAC_t mac;
1817 /* unused section of mac address map */
1818 u8 unused_mac[4096 - sizeof(MAC_t)];
1819 MAC_STAT_t macStat;
1820 /* unused section of mac stat address map */
1821 u8 unused_mac_stat[4096 - sizeof(MAC_STAT_t)];
1822 MMC_t mmc;
1823 /* unused section of mmc address map */
1824 u8 unused_mmc[4096 - sizeof(MMC_t)];
1825 /* unused section of address map */
1826 u8 unused_[1015808];
1827
1828 /* Take this out until it is not empty */
1829 #if 0
1830 EXP_ROM_t exp_rom;
1831 #endif
1832
1833 u8 unused_exp_rom[4096]; /* MGS-size TBD */
1834 u8 unused__[524288]; /* unused section of address map */
1835 } ADDRESS_MAP_t, *PADDRESS_MAP_t;
1836
1837 #endif /* _ET1310_ADDRESS_MAP_H_ */
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree