?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ath9k: Fix regression in channelwidth switch at the same channel
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / net / wireless / ath / ath9k / main.c
blobf76a81422cc0392339ef789a94bdf51f68412863
1 /*
2 * Copyright (c) 2008-2011 Atheros Communications Inc.
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
17 #include <linux/nl80211.h>
18 #include <linux/delay.h>
19 #include "ath9k.h"
20 #include "btcoex.h"
21
22 static u8 parse_mpdudensity(u8 mpdudensity)
23 {
24 /*
25 * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
26 * 0 for no restriction
27 * 1 for 1/4 us
28 * 2 for 1/2 us
29 * 3 for 1 us
30 * 4 for 2 us
31 * 5 for 4 us
32 * 6 for 8 us
33 * 7 for 16 us
34 */
35 switch (mpdudensity) {
36 case 0:
37 return 0;
38 case 1:
39 case 2:
40 case 3:
41 /* Our lower layer calculations limit our precision to
42 1 microsecond */
43 return 1;
44 case 4:
45 return 2;
46 case 5:
47 return 4;
48 case 6:
49 return 8;
50 case 7:
51 return 16;
52 default:
53 return 0;
54 }
55 }
56
57 static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
58 {
59 bool pending = false;
60
61 spin_lock_bh(&txq->axq_lock);
62
63 if (txq->axq_depth || !list_empty(&txq->axq_acq))
64 pending = true;
65
66 spin_unlock_bh(&txq->axq_lock);
67 return pending;
68 }
69
70 static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
71 {
72 unsigned long flags;
73 bool ret;
74
75 spin_lock_irqsave(&sc->sc_pm_lock, flags);
76 ret = ath9k_hw_setpower(sc->sc_ah, mode);
77 spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
78
79 return ret;
80 }
81
82 void ath9k_ps_wakeup(struct ath_softc *sc)
83 {
84 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
85 unsigned long flags;
86 enum ath9k_power_mode power_mode;
87
88 spin_lock_irqsave(&sc->sc_pm_lock, flags);
89 if (++sc->ps_usecount != 1)
90 goto unlock;
91
92 power_mode = sc->sc_ah->power_mode;
93 ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
94
95 /*
96 * While the hardware is asleep, the cycle counters contain no
97 * useful data. Better clear them now so that they don't mess up
98 * survey data results.
99 */
100 if (power_mode != ATH9K_PM_AWAKE) {
101 spin_lock(&common->cc_lock);
102 ath_hw_cycle_counters_update(common);
103 memset(&common->cc_survey, 0, sizeof(common->cc_survey));
104 spin_unlock(&common->cc_lock);
105 }
106
107 unlock:
108 spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
109 }
110
111 void ath9k_ps_restore(struct ath_softc *sc)
112 {
113 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
114 enum ath9k_power_mode mode;
115 unsigned long flags;
116
117 spin_lock_irqsave(&sc->sc_pm_lock, flags);
118 if (--sc->ps_usecount != 0)
119 goto unlock;
120
121 if (sc->ps_idle)
122 mode = ATH9K_PM_FULL_SLEEP;
123 else if (sc->ps_enabled &&
124 !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
125 PS_WAIT_FOR_CAB |
126 PS_WAIT_FOR_PSPOLL_DATA |
127 PS_WAIT_FOR_TX_ACK)))
128 mode = ATH9K_PM_NETWORK_SLEEP;
129 else
130 goto unlock;
131
132 spin_lock(&common->cc_lock);
133 ath_hw_cycle_counters_update(common);
134 spin_unlock(&common->cc_lock);
135
136 ath9k_hw_setpower(sc->sc_ah, mode);
137
138 unlock:
139 spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
140 }
141
142 void ath_start_ani(struct ath_common *common)
143 {
144 struct ath_hw *ah = common->ah;
145 unsigned long timestamp = jiffies_to_msecs(jiffies);
146 struct ath_softc *sc = (struct ath_softc *) common->priv;
147
148 if (!(sc->sc_flags & SC_OP_ANI_RUN))
149 return;
150
151 if (sc->sc_flags & SC_OP_OFFCHANNEL)
152 return;
153
154 common->ani.longcal_timer = timestamp;
155 common->ani.shortcal_timer = timestamp;
156 common->ani.checkani_timer = timestamp;
157
158 mod_timer(&common->ani.timer,
159 jiffies +
160 msecs_to_jiffies((u32)ah->config.ani_poll_interval));
161 }
162
163 static void ath_update_survey_nf(struct ath_softc *sc, int channel)
164 {
165 struct ath_hw *ah = sc->sc_ah;
166 struct ath9k_channel *chan = &ah->channels[channel];
167 struct survey_info *survey = &sc->survey[channel];
168
169 if (chan->noisefloor) {
170 survey->filled |= SURVEY_INFO_NOISE_DBM;
171 survey->noise = ath9k_hw_getchan_noise(ah, chan);
172 }
173 }
174
175 /*
176 * Updates the survey statistics and returns the busy time since last
177 * update in %, if the measurement duration was long enough for the
178 * result to be useful, -1 otherwise.
179 */
180 static int ath_update_survey_stats(struct ath_softc *sc)
181 {
182 struct ath_hw *ah = sc->sc_ah;
183 struct ath_common *common = ath9k_hw_common(ah);
184 int pos = ah->curchan - &ah->channels[0];
185 struct survey_info *survey = &sc->survey[pos];
186 struct ath_cycle_counters *cc = &common->cc_survey;
187 unsigned int div = common->clockrate * 1000;
188 int ret = 0;
189
190 if (!ah->curchan)
191 return -1;
192
193 if (ah->power_mode == ATH9K_PM_AWAKE)
194 ath_hw_cycle_counters_update(common);
195
196 if (cc->cycles > 0) {
197 survey->filled |= SURVEY_INFO_CHANNEL_TIME |
198 SURVEY_INFO_CHANNEL_TIME_BUSY |
199 SURVEY_INFO_CHANNEL_TIME_RX |
200 SURVEY_INFO_CHANNEL_TIME_TX;
201 survey->channel_time += cc->cycles / div;
202 survey->channel_time_busy += cc->rx_busy / div;
203 survey->channel_time_rx += cc->rx_frame / div;
204 survey->channel_time_tx += cc->tx_frame / div;
205 }
206
207 if (cc->cycles < div)
208 return -1;
209
210 if (cc->cycles > 0)
211 ret = cc->rx_busy * 100 / cc->cycles;
212
213 memset(cc, 0, sizeof(*cc));
214
215 ath_update_survey_nf(sc, pos);
216
217 return ret;
218 }
219
220 static void __ath_cancel_work(struct ath_softc *sc)
221 {
222 cancel_work_sync(&sc->paprd_work);
223 cancel_work_sync(&sc->hw_check_work);
224 cancel_delayed_work_sync(&sc->tx_complete_work);
225 cancel_delayed_work_sync(&sc->hw_pll_work);
226 }
227
228 static void ath_cancel_work(struct ath_softc *sc)
229 {
230 __ath_cancel_work(sc);
231 cancel_work_sync(&sc->hw_reset_work);
232 }
233
234 static bool ath_prepare_reset(struct ath_softc *sc, bool retry_tx, bool flush)
235 {
236 struct ath_hw *ah = sc->sc_ah;
237 struct ath_common *common = ath9k_hw_common(ah);
238 bool ret;
239
240 ieee80211_stop_queues(sc->hw);
241
242 sc->hw_busy_count = 0;
243 del_timer_sync(&common->ani.timer);
244
245 ath9k_debug_samp_bb_mac(sc);
246 ath9k_hw_disable_interrupts(ah);
247
248 ret = ath_drain_all_txq(sc, retry_tx);
249
250 if (!ath_stoprecv(sc))
251 ret = false;
252
253 if (!flush) {
254 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
255 ath_rx_tasklet(sc, 1, true);
256 ath_rx_tasklet(sc, 1, false);
257 } else {
258 ath_flushrecv(sc);
259 }
260
261 return ret;
262 }
263
264 static bool ath_complete_reset(struct ath_softc *sc, bool start)
265 {
266 struct ath_hw *ah = sc->sc_ah;
267 struct ath_common *common = ath9k_hw_common(ah);
268
269 if (ath_startrecv(sc) != 0) {
270 ath_err(common, "Unable to restart recv logic\n");
271 return false;
272 }
273
274 ath9k_cmn_update_txpow(ah, sc->curtxpow,
275 sc->config.txpowlimit, &sc->curtxpow);
276 ath9k_hw_set_interrupts(ah);
277 ath9k_hw_enable_interrupts(ah);
278
279 if (!(sc->sc_flags & (SC_OP_OFFCHANNEL)) && start) {
280 if (sc->sc_flags & SC_OP_BEACONS)
281 ath_set_beacon(sc);
282
283 ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
284 ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/2);
285 if (!common->disable_ani)
286 ath_start_ani(common);
287 }
288
289 if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3) {
290 struct ath_hw_antcomb_conf div_ant_conf;
291 u8 lna_conf;
292
293 ath9k_hw_antdiv_comb_conf_get(ah, &div_ant_conf);
294
295 if (sc->ant_rx == 1)
296 lna_conf = ATH_ANT_DIV_COMB_LNA1;
297 else
298 lna_conf = ATH_ANT_DIV_COMB_LNA2;
299 div_ant_conf.main_lna_conf = lna_conf;
300 div_ant_conf.alt_lna_conf = lna_conf;
301
302 ath9k_hw_antdiv_comb_conf_set(ah, &div_ant_conf);
303 }
304
305 ieee80211_wake_queues(sc->hw);
306
307 return true;
308 }
309
310 static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan,
311 bool retry_tx)
312 {
313 struct ath_hw *ah = sc->sc_ah;
314 struct ath_common *common = ath9k_hw_common(ah);
315 struct ath9k_hw_cal_data *caldata = NULL;
316 bool fastcc = true;
317 bool flush = false;
318 int r;
319
320 __ath_cancel_work(sc);
321
322 spin_lock_bh(&sc->sc_pcu_lock);
323
324 if (!(sc->sc_flags & SC_OP_OFFCHANNEL)) {
325 fastcc = false;
326 caldata = &sc->caldata;
327 }
328
329 if (!hchan) {
330 fastcc = false;
331 flush = true;
332 hchan = ah->curchan;
333 }
334
335 if (fastcc && !ath9k_hw_check_alive(ah))
336 fastcc = false;
337
338 if (!ath_prepare_reset(sc, retry_tx, flush))
339 fastcc = false;
340
341 ath_dbg(common, ATH_DBG_CONFIG,
342 "Reset to %u MHz, HT40: %d fastcc: %d\n",
343 hchan->channel, !!(hchan->channelFlags & (CHANNEL_HT40MINUS |
344 CHANNEL_HT40PLUS)),
345 fastcc);
346
347 r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
348 if (r) {
349 ath_err(common,
350 "Unable to reset channel, reset status %d\n", r);
351 goto out;
352 }
353
354 if (!ath_complete_reset(sc, true))
355 r = -EIO;
356
357 out:
358 spin_unlock_bh(&sc->sc_pcu_lock);
359 return r;
360 }
361
362
363 /*
364 * Set/change channels. If the channel is really being changed, it's done
365 * by reseting the chip. To accomplish this we must first cleanup any pending
366 * DMA, then restart stuff.
367 */
368 static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
369 struct ath9k_channel *hchan)
370 {
371 int r;
372
373 if (sc->sc_flags & SC_OP_INVALID)
374 return -EIO;
375
376 ath9k_ps_wakeup(sc);
377
378 r = ath_reset_internal(sc, hchan, false);
379
380 ath9k_ps_restore(sc);
381
382 return r;
383 }
384
385 static void ath_paprd_activate(struct ath_softc *sc)
386 {
387 struct ath_hw *ah = sc->sc_ah;
388 struct ath9k_hw_cal_data *caldata = ah->caldata;
389 int chain;
390
391 if (!caldata || !caldata->paprd_done)
392 return;
393
394 ath9k_ps_wakeup(sc);
395 ar9003_paprd_enable(ah, false);
396 for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
397 if (!(ah->txchainmask & BIT(chain)))
398 continue;
399
400 ar9003_paprd_populate_single_table(ah, caldata, chain);
401 }
402
403 ar9003_paprd_enable(ah, true);
404 ath9k_ps_restore(sc);
405 }
406
407 static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
408 {
409 struct ieee80211_hw *hw = sc->hw;
410 struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
411 struct ath_hw *ah = sc->sc_ah;
412 struct ath_common *common = ath9k_hw_common(ah);
413 struct ath_tx_control txctl;
414 int time_left;
415
416 memset(&txctl, 0, sizeof(txctl));
417 txctl.txq = sc->tx.txq_map[WME_AC_BE];
418
419 memset(tx_info, 0, sizeof(*tx_info));
420 tx_info->band = hw->conf.channel->band;
421 tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
422 tx_info->control.rates[0].idx = 0;
423 tx_info->control.rates[0].count = 1;
424 tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
425 tx_info->control.rates[1].idx = -1;
426
427 init_completion(&sc->paprd_complete);
428 txctl.paprd = BIT(chain);
429
430 if (ath_tx_start(hw, skb, &txctl) != 0) {
431 ath_dbg(common, ATH_DBG_CALIBRATE, "PAPRD TX failed\n");
432 dev_kfree_skb_any(skb);
433 return false;
434 }
435
436 time_left = wait_for_completion_timeout(&sc->paprd_complete,
437 msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
438
439 if (!time_left)
440 ath_dbg(common, ATH_DBG_CALIBRATE,
441 "Timeout waiting for paprd training on TX chain %d\n",
442 chain);
443
444 return !!time_left;
445 }
446
447 void ath_paprd_calibrate(struct work_struct *work)
448 {
449 struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
450 struct ieee80211_hw *hw = sc->hw;
451 struct ath_hw *ah = sc->sc_ah;
452 struct ieee80211_hdr *hdr;
453 struct sk_buff *skb = NULL;
454 struct ath9k_hw_cal_data *caldata = ah->caldata;
455 struct ath_common *common = ath9k_hw_common(ah);
456 int ftype;
457 int chain_ok = 0;
458 int chain;
459 int len = 1800;
460
461 if (!caldata)
462 return;
463
464 ath9k_ps_wakeup(sc);
465
466 if (ar9003_paprd_init_table(ah) < 0)
467 goto fail_paprd;
468
469 skb = alloc_skb(len, GFP_KERNEL);
470 if (!skb)
471 goto fail_paprd;
472
473 skb_put(skb, len);
474 memset(skb->data, 0, len);
475 hdr = (struct ieee80211_hdr *)skb->data;
476 ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
477 hdr->frame_control = cpu_to_le16(ftype);
478 hdr->duration_id = cpu_to_le16(10);
479 memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
480 memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
481 memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
482
483 for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
484 if (!(ah->txchainmask & BIT(chain)))
485 continue;
486
487 chain_ok = 0;
488
489 ath_dbg(common, ATH_DBG_CALIBRATE,
490 "Sending PAPRD frame for thermal measurement "
491 "on chain %d\n", chain);
492 if (!ath_paprd_send_frame(sc, skb, chain))
493 goto fail_paprd;
494
495 ar9003_paprd_setup_gain_table(ah, chain);
496
497 ath_dbg(common, ATH_DBG_CALIBRATE,
498 "Sending PAPRD training frame on chain %d\n", chain);
499 if (!ath_paprd_send_frame(sc, skb, chain))
500 goto fail_paprd;
501
502 if (!ar9003_paprd_is_done(ah)) {
503 ath_dbg(common, ATH_DBG_CALIBRATE,
504 "PAPRD not yet done on chain %d\n", chain);
505 break;
506 }
507
508 if (ar9003_paprd_create_curve(ah, caldata, chain)) {
509 ath_dbg(common, ATH_DBG_CALIBRATE,
510 "PAPRD create curve failed on chain %d\n",
511 chain);
512 break;
513 }
514
515 chain_ok = 1;
516 }
517 kfree_skb(skb);
518
519 if (chain_ok) {
520 caldata->paprd_done = true;
521 ath_paprd_activate(sc);
522 }
523
524 fail_paprd:
525 ath9k_ps_restore(sc);
526 }
527
528 /*
529 * This routine performs the periodic noise floor calibration function
530 * that is used to adjust and optimize the chip performance. This
531 * takes environmental changes (location, temperature) into account.
532 * When the task is complete, it reschedules itself depending on the
533 * appropriate interval that was calculated.
534 */
535 void ath_ani_calibrate(unsigned long data)
536 {
537 struct ath_softc *sc = (struct ath_softc *)data;
538 struct ath_hw *ah = sc->sc_ah;
539 struct ath_common *common = ath9k_hw_common(ah);
540 bool longcal = false;
541 bool shortcal = false;
542 bool aniflag = false;
543 unsigned int timestamp = jiffies_to_msecs(jiffies);
544 u32 cal_interval, short_cal_interval, long_cal_interval;
545 unsigned long flags;
546
547 if (ah->caldata && ah->caldata->nfcal_interference)
548 long_cal_interval = ATH_LONG_CALINTERVAL_INT;
549 else
550 long_cal_interval = ATH_LONG_CALINTERVAL;
551
552 short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
553 ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
554
555 /* Only calibrate if awake */
556 if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
557 goto set_timer;
558
559 ath9k_ps_wakeup(sc);
560
561 /* Long calibration runs independently of short calibration. */
562 if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
563 longcal = true;
564 ath_dbg(common, ATH_DBG_ANI, "longcal @%lu\n", jiffies);
565 common->ani.longcal_timer = timestamp;
566 }
567
568 /* Short calibration applies only while caldone is false */
569 if (!common->ani.caldone) {
570 if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
571 shortcal = true;
572 ath_dbg(common, ATH_DBG_ANI,
573 "shortcal @%lu\n", jiffies);
574 common->ani.shortcal_timer = timestamp;
575 common->ani.resetcal_timer = timestamp;
576 }
577 } else {
578 if ((timestamp - common->ani.resetcal_timer) >=
579 ATH_RESTART_CALINTERVAL) {
580 common->ani.caldone = ath9k_hw_reset_calvalid(ah);
581 if (common->ani.caldone)
582 common->ani.resetcal_timer = timestamp;
583 }
584 }
585
586 /* Verify whether we must check ANI */
587 if ((timestamp - common->ani.checkani_timer) >=
588 ah->config.ani_poll_interval) {
589 aniflag = true;
590 common->ani.checkani_timer = timestamp;
591 }
592
593 /* Call ANI routine if necessary */
594 if (aniflag) {
595 spin_lock_irqsave(&common->cc_lock, flags);
596 ath9k_hw_ani_monitor(ah, ah->curchan);
597 ath_update_survey_stats(sc);
598 spin_unlock_irqrestore(&common->cc_lock, flags);
599 }
600
601 /* Perform calibration if necessary */
602 if (longcal || shortcal) {
603 common->ani.caldone =
604 ath9k_hw_calibrate(ah, ah->curchan,
605 ah->rxchainmask, longcal);
606 }
607
608 ath9k_ps_restore(sc);
609
610 set_timer:
611 /*
612 * Set timer interval based on previous results.
613 * The interval must be the shortest necessary to satisfy ANI,
614 * short calibration and long calibration.
615 */
616 ath9k_debug_samp_bb_mac(sc);
617 cal_interval = ATH_LONG_CALINTERVAL;
618 if (sc->sc_ah->config.enable_ani)
619 cal_interval = min(cal_interval,
620 (u32)ah->config.ani_poll_interval);
621 if (!common->ani.caldone)
622 cal_interval = min(cal_interval, (u32)short_cal_interval);
623
624 mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
625 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
626 if (!ah->caldata->paprd_done)
627 ieee80211_queue_work(sc->hw, &sc->paprd_work);
628 else if (!ah->paprd_table_write_done)
629 ath_paprd_activate(sc);
630 }
631 }
632
633 static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta)
634 {
635 struct ath_node *an;
636 an = (struct ath_node *)sta->drv_priv;
637
638 #ifdef CONFIG_ATH9K_DEBUGFS
639 spin_lock(&sc->nodes_lock);
640 list_add(&an->list, &sc->nodes);
641 spin_unlock(&sc->nodes_lock);
642 an->sta = sta;
643 #endif
644 if (sc->sc_flags & SC_OP_TXAGGR) {
645 ath_tx_node_init(sc, an);
646 an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
647 sta->ht_cap.ampdu_factor);
648 an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
649 }
650 }
651
652 static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
653 {
654 struct ath_node *an = (struct ath_node *)sta->drv_priv;
655
656 #ifdef CONFIG_ATH9K_DEBUGFS
657 spin_lock(&sc->nodes_lock);
658 list_del(&an->list);
659 spin_unlock(&sc->nodes_lock);
660 an->sta = NULL;
661 #endif
662
663 if (sc->sc_flags & SC_OP_TXAGGR)
664 ath_tx_node_cleanup(sc, an);
665 }
666
667
668 void ath9k_tasklet(unsigned long data)
669 {
670 struct ath_softc *sc = (struct ath_softc *)data;
671 struct ath_hw *ah = sc->sc_ah;
672 struct ath_common *common = ath9k_hw_common(ah);
673
674 u32 status = sc->intrstatus;
675 u32 rxmask;
676
677 ath9k_ps_wakeup(sc);
678 spin_lock(&sc->sc_pcu_lock);
679
680 if ((status & ATH9K_INT_FATAL) ||
681 (status & ATH9K_INT_BB_WATCHDOG)) {
682 #ifdef CONFIG_ATH9K_DEBUGFS
683 enum ath_reset_type type;
684
685 if (status & ATH9K_INT_FATAL)
686 type = RESET_TYPE_FATAL_INT;
687 else
688 type = RESET_TYPE_BB_WATCHDOG;
689
690 RESET_STAT_INC(sc, type);
691 #endif
692 ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
693 goto out;
694 }
695
696 /*
697 * Only run the baseband hang check if beacons stop working in AP or
698 * IBSS mode, because it has a high false positive rate. For station
699 * mode it should not be necessary, since the upper layers will detect
700 * this through a beacon miss automatically and the following channel
701 * change will trigger a hardware reset anyway
702 */
703 if (ath9k_hw_numtxpending(ah, sc->beacon.beaconq) != 0 &&
704 !ath9k_hw_check_alive(ah))
705 ieee80211_queue_work(sc->hw, &sc->hw_check_work);
706
707 if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
708 /*
709 * TSF sync does not look correct; remain awake to sync with
710 * the next Beacon.
711 */
712 ath_dbg(common, ATH_DBG_PS,
713 "TSFOOR - Sync with next Beacon\n");
714 sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
715 }
716
717 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
718 rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
719 ATH9K_INT_RXORN);
720 else
721 rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
722
723 if (status & rxmask) {
724 /* Check for high priority Rx first */
725 if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
726 (status & ATH9K_INT_RXHP))
727 ath_rx_tasklet(sc, 0, true);
728
729 ath_rx_tasklet(sc, 0, false);
730 }
731
732 if (status & ATH9K_INT_TX) {
733 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
734 ath_tx_edma_tasklet(sc);
735 else
736 ath_tx_tasklet(sc);
737 }
738
739 if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
740 if (status & ATH9K_INT_GENTIMER)
741 ath_gen_timer_isr(sc->sc_ah);
742
743 out:
744 /* re-enable hardware interrupt */
745 ath9k_hw_enable_interrupts(ah);
746
747 spin_unlock(&sc->sc_pcu_lock);
748 ath9k_ps_restore(sc);
749 }
750
751 irqreturn_t ath_isr(int irq, void *dev)
752 {
753 #define SCHED_INTR ( \
754 ATH9K_INT_FATAL | \
755 ATH9K_INT_BB_WATCHDOG | \
756 ATH9K_INT_RXORN | \
757 ATH9K_INT_RXEOL | \
758 ATH9K_INT_RX | \
759 ATH9K_INT_RXLP | \
760 ATH9K_INT_RXHP | \
761 ATH9K_INT_TX | \
762 ATH9K_INT_BMISS | \
763 ATH9K_INT_CST | \
764 ATH9K_INT_TSFOOR | \
765 ATH9K_INT_GENTIMER)
766
767 struct ath_softc *sc = dev;
768 struct ath_hw *ah = sc->sc_ah;
769 struct ath_common *common = ath9k_hw_common(ah);
770 enum ath9k_int status;
771 bool sched = false;
772
773 /*
774 * The hardware is not ready/present, don't
775 * touch anything. Note this can happen early
776 * on if the IRQ is shared.
777 */
778 if (sc->sc_flags & SC_OP_INVALID)
779 return IRQ_NONE;
780
781
782 /* shared irq, not for us */
783
784 if (!ath9k_hw_intrpend(ah))
785 return IRQ_NONE;
786
787 /*
788 * Figure out the reason(s) for the interrupt. Note
789 * that the hal returns a pseudo-ISR that may include
790 * bits we haven't explicitly enabled so we mask the
791 * value to insure we only process bits we requested.
792 */
793 ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
794 status &= ah->imask; /* discard unasked-for bits */
795
796 /*
797 * If there are no status bits set, then this interrupt was not
798 * for me (should have been caught above).
799 */
800 if (!status)
801 return IRQ_NONE;
802
803 /* Cache the status */
804 sc->intrstatus = status;
805
806 if (status & SCHED_INTR)
807 sched = true;
808
809 /*
810 * If a FATAL or RXORN interrupt is received, we have to reset the
811 * chip immediately.
812 */
813 if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
814 !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
815 goto chip_reset;
816
817 if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
818 (status & ATH9K_INT_BB_WATCHDOG)) {
819
820 spin_lock(&common->cc_lock);
821 ath_hw_cycle_counters_update(common);
822 ar9003_hw_bb_watchdog_dbg_info(ah);
823 spin_unlock(&common->cc_lock);
824
825 goto chip_reset;
826 }
827
828 if (status & ATH9K_INT_SWBA)
829 tasklet_schedule(&sc->bcon_tasklet);
830
831 if (status & ATH9K_INT_TXURN)
832 ath9k_hw_updatetxtriglevel(ah, true);
833
834 if (status & ATH9K_INT_RXEOL) {
835 ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
836 ath9k_hw_set_interrupts(ah);
837 }
838
839 if (status & ATH9K_INT_MIB) {
840 /*
841 * Disable interrupts until we service the MIB
842 * interrupt; otherwise it will continue to
843 * fire.
844 */
845 ath9k_hw_disable_interrupts(ah);
846 /*
847 * Let the hal handle the event. We assume
848 * it will clear whatever condition caused
849 * the interrupt.
850 */
851 spin_lock(&common->cc_lock);
852 ath9k_hw_proc_mib_event(ah);
853 spin_unlock(&common->cc_lock);
854 ath9k_hw_enable_interrupts(ah);
855 }
856
857 if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
858 if (status & ATH9K_INT_TIM_TIMER) {
859 if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
860 goto chip_reset;
861 /* Clear RxAbort bit so that we can
862 * receive frames */
863 ath9k_setpower(sc, ATH9K_PM_AWAKE);
864 ath9k_hw_setrxabort(sc->sc_ah, 0);
865 sc->ps_flags |= PS_WAIT_FOR_BEACON;
866 }
867
868 chip_reset:
869
870 ath_debug_stat_interrupt(sc, status);
871
872 if (sched) {
873 /* turn off every interrupt */
874 ath9k_hw_disable_interrupts(ah);
875 tasklet_schedule(&sc->intr_tq);
876 }
877
878 return IRQ_HANDLED;
879
880 #undef SCHED_INTR
881 }
882
883 static void ath_radio_enable(struct ath_softc *sc, struct ieee80211_hw *hw)
884 {
885 struct ath_hw *ah = sc->sc_ah;
886 struct ath_common *common = ath9k_hw_common(ah);
887 struct ieee80211_channel *channel = hw->conf.channel;
888 int r;
889
890 ath9k_ps_wakeup(sc);
891 spin_lock_bh(&sc->sc_pcu_lock);
892 atomic_set(&ah->intr_ref_cnt, -1);
893
894 ath9k_hw_configpcipowersave(ah, false);
895
896 if (!ah->curchan)
897 ah->curchan = ath9k_cmn_get_curchannel(sc->hw, ah);
898
899 r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
900 if (r) {
901 ath_err(common,
902 "Unable to reset channel (%u MHz), reset status %d\n",
903 channel->center_freq, r);
904 }
905
906 ath_complete_reset(sc, true);
907
908 /* Enable LED */
909 ath9k_hw_cfg_output(ah, ah->led_pin,
910 AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
911 ath9k_hw_set_gpio(ah, ah->led_pin, 0);
912
913 spin_unlock_bh(&sc->sc_pcu_lock);
914
915 ath9k_ps_restore(sc);
916 }
917
918 void ath_radio_disable(struct ath_softc *sc, struct ieee80211_hw *hw)
919 {
920 struct ath_hw *ah = sc->sc_ah;
921 struct ieee80211_channel *channel = hw->conf.channel;
922 int r;
923
924 ath9k_ps_wakeup(sc);
925
926 ath_cancel_work(sc);
927
928 spin_lock_bh(&sc->sc_pcu_lock);
929
930 /*
931 * Keep the LED on when the radio is disabled
932 * during idle unassociated state.
933 */
934 if (!sc->ps_idle) {
935 ath9k_hw_set_gpio(ah, ah->led_pin, 1);
936 ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
937 }
938
939 ath_prepare_reset(sc, false, true);
940
941 if (!ah->curchan)
942 ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
943
944 r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
945 if (r) {
946 ath_err(ath9k_hw_common(sc->sc_ah),
947 "Unable to reset channel (%u MHz), reset status %d\n",
948 channel->center_freq, r);
949 }
950
951 ath9k_hw_phy_disable(ah);
952
953 ath9k_hw_configpcipowersave(ah, true);
954
955 spin_unlock_bh(&sc->sc_pcu_lock);
956 ath9k_ps_restore(sc);
957 }
958
959 static int ath_reset(struct ath_softc *sc, bool retry_tx)
960 {
961 int r;
962
963 ath9k_ps_wakeup(sc);
964
965 r = ath_reset_internal(sc, NULL, retry_tx);
966
967 if (retry_tx) {
968 int i;
969 for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
970 if (ATH_TXQ_SETUP(sc, i)) {
971 spin_lock_bh(&sc->tx.txq[i].axq_lock);
972 ath_txq_schedule(sc, &sc->tx.txq[i]);
973 spin_unlock_bh(&sc->tx.txq[i].axq_lock);
974 }
975 }
976 }
977
978 ath9k_ps_restore(sc);
979
980 return r;
981 }
982
983 void ath_reset_work(struct work_struct *work)
984 {
985 struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
986
987 ath_reset(sc, true);
988 }
989
990 void ath_hw_check(struct work_struct *work)
991 {
992 struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
993 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
994 unsigned long flags;
995 int busy;
996
997 ath9k_ps_wakeup(sc);
998 if (ath9k_hw_check_alive(sc->sc_ah))
999 goto out;
1000
1001 spin_lock_irqsave(&common->cc_lock, flags);
1002 busy = ath_update_survey_stats(sc);
1003 spin_unlock_irqrestore(&common->cc_lock, flags);
1004
1005 ath_dbg(common, ATH_DBG_RESET, "Possible baseband hang, "
1006 "busy=%d (try %d)\n", busy, sc->hw_busy_count + 1);
1007 if (busy >= 99) {
1008 if (++sc->hw_busy_count >= 3) {
1009 RESET_STAT_INC(sc, RESET_TYPE_BB_HANG);
1010 ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
1011 }
1012
1013 } else if (busy >= 0)
1014 sc->hw_busy_count = 0;
1015
1016 out:
1017 ath9k_ps_restore(sc);
1018 }
1019
1020 static void ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)
1021 {
1022 static int count;
1023 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1024
1025 if (pll_sqsum >= 0x40000) {
1026 count++;
1027 if (count == 3) {
1028 /* Rx is hung for more than 500ms. Reset it */
1029 ath_dbg(common, ATH_DBG_RESET,
1030 "Possible RX hang, resetting");
1031 RESET_STAT_INC(sc, RESET_TYPE_PLL_HANG);
1032 ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
1033 count = 0;
1034 }
1035 } else
1036 count = 0;
1037 }
1038
1039 void ath_hw_pll_work(struct work_struct *work)
1040 {
1041 struct ath_softc *sc = container_of(work, struct ath_softc,
1042 hw_pll_work.work);
1043 u32 pll_sqsum;
1044
1045 if (AR_SREV_9485(sc->sc_ah)) {
1046
1047 ath9k_ps_wakeup(sc);
1048 pll_sqsum = ar9003_get_pll_sqsum_dvc(sc->sc_ah);
1049 ath9k_ps_restore(sc);
1050
1051 ath_hw_pll_rx_hang_check(sc, pll_sqsum);
1052
1053 ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/5);
1054 }
1055 }
1056
1057 /**********************/
1058 /* mac80211 callbacks */
1059 /**********************/
1060
1061 static int ath9k_start(struct ieee80211_hw *hw)
1062 {
1063 struct ath_softc *sc = hw->priv;
1064 struct ath_hw *ah = sc->sc_ah;
1065 struct ath_common *common = ath9k_hw_common(ah);
1066 struct ieee80211_channel *curchan = hw->conf.channel;
1067 struct ath9k_channel *init_channel;
1068 int r;
1069
1070 ath_dbg(common, ATH_DBG_CONFIG,
1071 "Starting driver with initial channel: %d MHz\n",
1072 curchan->center_freq);
1073
1074 ath9k_ps_wakeup(sc);
1075
1076 mutex_lock(&sc->mutex);
1077
1078 /* setup initial channel */
1079 sc->chan_idx = curchan->hw_value;
1080
1081 init_channel = ath9k_cmn_get_curchannel(hw, ah);
1082
1083 /* Reset SERDES registers */
1084 ath9k_hw_configpcipowersave(ah, false);
1085
1086 /*
1087 * The basic interface to setting the hardware in a good
1088 * state is ``reset''. On return the hardware is known to
1089 * be powered up and with interrupts disabled. This must
1090 * be followed by initialization of the appropriate bits
1091 * and then setup of the interrupt mask.
1092 */
1093 spin_lock_bh(&sc->sc_pcu_lock);
1094 r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
1095 if (r) {
1096 ath_err(common,
1097 "Unable to reset hardware; reset status %d (freq %u MHz)\n",
1098 r, curchan->center_freq);
1099 spin_unlock_bh(&sc->sc_pcu_lock);
1100 goto mutex_unlock;
1101 }
1102
1103 /* Setup our intr mask. */
1104 ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
1105 ATH9K_INT_RXORN | ATH9K_INT_FATAL |
1106 ATH9K_INT_GLOBAL;
1107
1108 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
1109 ah->imask |= ATH9K_INT_RXHP |
1110 ATH9K_INT_RXLP |
1111 ATH9K_INT_BB_WATCHDOG;
1112 else
1113 ah->imask |= ATH9K_INT_RX;
1114
1115 ah->imask |= ATH9K_INT_GTT;
1116
1117 if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
1118 ah->imask |= ATH9K_INT_CST;
1119
1120 sc->sc_flags &= ~SC_OP_INVALID;
1121 sc->sc_ah->is_monitoring = false;
1122
1123 /* Disable BMISS interrupt when we're not associated */
1124 ah->imask &= ~(ATH9K_INT_SWBA | ATH9K_INT_BMISS);
1125
1126 if (!ath_complete_reset(sc, false)) {
1127 r = -EIO;
1128 spin_unlock_bh(&sc->sc_pcu_lock);
1129 goto mutex_unlock;
1130 }
1131
1132 spin_unlock_bh(&sc->sc_pcu_lock);
1133
1134 if ((ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) &&
1135 !ah->btcoex_hw.enabled) {
1136 ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
1137 AR_STOMP_LOW_WLAN_WGHT);
1138 ath9k_hw_btcoex_enable(ah);
1139
1140 if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
1141 ath9k_btcoex_timer_resume(sc);
1142 }
1143
1144 if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
1145 common->bus_ops->extn_synch_en(common);
1146
1147 mutex_unlock:
1148 mutex_unlock(&sc->mutex);
1149
1150 ath9k_ps_restore(sc);
1151
1152 return r;
1153 }
1154
1155 static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
1156 {
1157 struct ath_softc *sc = hw->priv;
1158 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1159 struct ath_tx_control txctl;
1160 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
1161
1162 if (sc->ps_enabled) {
1163 /*
1164 * mac80211 does not set PM field for normal data frames, so we
1165 * need to update that based on the current PS mode.
1166 */
1167 if (ieee80211_is_data(hdr->frame_control) &&
1168 !ieee80211_is_nullfunc(hdr->frame_control) &&
1169 !ieee80211_has_pm(hdr->frame_control)) {
1170 ath_dbg(common, ATH_DBG_PS,
1171 "Add PM=1 for a TX frame while in PS mode\n");
1172 hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
1173 }
1174 }
1175
1176 if (unlikely(sc->sc_ah->power_mode != ATH9K_PM_AWAKE)) {
1177 /*
1178 * We are using PS-Poll and mac80211 can request TX while in
1179 * power save mode. Need to wake up hardware for the TX to be
1180 * completed and if needed, also for RX of buffered frames.
1181 */
1182 ath9k_ps_wakeup(sc);
1183 if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
1184 ath9k_hw_setrxabort(sc->sc_ah, 0);
1185 if (ieee80211_is_pspoll(hdr->frame_control)) {
1186 ath_dbg(common, ATH_DBG_PS,
1187 "Sending PS-Poll to pick a buffered frame\n");
1188 sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
1189 } else {
1190 ath_dbg(common, ATH_DBG_PS,
1191 "Wake up to complete TX\n");
1192 sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
1193 }
1194 /*
1195 * The actual restore operation will happen only after
1196 * the sc_flags bit is cleared. We are just dropping
1197 * the ps_usecount here.
1198 */
1199 ath9k_ps_restore(sc);
1200 }
1201
1202 memset(&txctl, 0, sizeof(struct ath_tx_control));
1203 txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
1204
1205 ath_dbg(common, ATH_DBG_XMIT, "transmitting packet, skb: %p\n", skb);
1206
1207 if (ath_tx_start(hw, skb, &txctl) != 0) {
1208 ath_dbg(common, ATH_DBG_XMIT, "TX failed\n");
1209 goto exit;
1210 }
1211
1212 return;
1213 exit:
1214 dev_kfree_skb_any(skb);
1215 }
1216
1217 static void ath9k_stop(struct ieee80211_hw *hw)
1218 {
1219 struct ath_softc *sc = hw->priv;
1220 struct ath_hw *ah = sc->sc_ah;
1221 struct ath_common *common = ath9k_hw_common(ah);
1222
1223 mutex_lock(&sc->mutex);
1224
1225 ath_cancel_work(sc);
1226
1227 if (sc->sc_flags & SC_OP_INVALID) {
1228 ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
1229 mutex_unlock(&sc->mutex);
1230 return;
1231 }
1232
1233 /* Ensure HW is awake when we try to shut it down. */
1234 ath9k_ps_wakeup(sc);
1235
1236 if (ah->btcoex_hw.enabled) {
1237 ath9k_hw_btcoex_disable(ah);
1238 if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
1239 ath9k_btcoex_timer_pause(sc);
1240 }
1241
1242 spin_lock_bh(&sc->sc_pcu_lock);
1243
1244 /* prevent tasklets to enable interrupts once we disable them */
1245 ah->imask &= ~ATH9K_INT_GLOBAL;
1246
1247 /* make sure h/w will not generate any interrupt
1248 * before setting the invalid flag. */
1249 ath9k_hw_disable_interrupts(ah);
1250
1251 if (!(sc->sc_flags & SC_OP_INVALID)) {
1252 ath_drain_all_txq(sc, false);
1253 ath_stoprecv(sc);
1254 ath9k_hw_phy_disable(ah);
1255 } else
1256 sc->rx.rxlink = NULL;
1257
1258 if (sc->rx.frag) {
1259 dev_kfree_skb_any(sc->rx.frag);
1260 sc->rx.frag = NULL;
1261 }
1262
1263 /* disable HAL and put h/w to sleep */
1264 ath9k_hw_disable(ah);
1265
1266 spin_unlock_bh(&sc->sc_pcu_lock);
1267
1268 /* we can now sync irq and kill any running tasklets, since we already
1269 * disabled interrupts and not holding a spin lock */
1270 synchronize_irq(sc->irq);
1271 tasklet_kill(&sc->intr_tq);
1272 tasklet_kill(&sc->bcon_tasklet);
1273
1274 ath9k_ps_restore(sc);
1275
1276 sc->ps_idle = true;
1277 ath_radio_disable(sc, hw);
1278
1279 sc->sc_flags |= SC_OP_INVALID;
1280
1281 mutex_unlock(&sc->mutex);
1282
1283 ath_dbg(common, ATH_DBG_CONFIG, "Driver halt\n");
1284 }
1285
1286 bool ath9k_uses_beacons(int type)
1287 {
1288 switch (type) {
1289 case NL80211_IFTYPE_AP:
1290 case NL80211_IFTYPE_ADHOC:
1291 case NL80211_IFTYPE_MESH_POINT:
1292 return true;
1293 default:
1294 return false;
1295 }
1296 }
1297
1298 static void ath9k_reclaim_beacon(struct ath_softc *sc,
1299 struct ieee80211_vif *vif)
1300 {
1301 struct ath_vif *avp = (void *)vif->drv_priv;
1302
1303 ath9k_set_beaconing_status(sc, false);
1304 ath_beacon_return(sc, avp);
1305 ath9k_set_beaconing_status(sc, true);
1306 sc->sc_flags &= ~SC_OP_BEACONS;
1307 }
1308
1309 static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
1310 {
1311 struct ath9k_vif_iter_data *iter_data = data;
1312 int i;
1313
1314 if (iter_data->hw_macaddr)
1315 for (i = 0; i < ETH_ALEN; i++)
1316 iter_data->mask[i] &=
1317 ~(iter_data->hw_macaddr[i] ^ mac[i]);
1318
1319 switch (vif->type) {
1320 case NL80211_IFTYPE_AP:
1321 iter_data->naps++;
1322 break;
1323 case NL80211_IFTYPE_STATION:
1324 iter_data->nstations++;
1325 break;
1326 case NL80211_IFTYPE_ADHOC:
1327 iter_data->nadhocs++;
1328 break;
1329 case NL80211_IFTYPE_MESH_POINT:
1330 iter_data->nmeshes++;
1331 break;
1332 case NL80211_IFTYPE_WDS:
1333 iter_data->nwds++;
1334 break;
1335 default:
1336 iter_data->nothers++;
1337 break;
1338 }
1339 }
1340
1341 /* Called with sc->mutex held. */
1342 void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
1343 struct ieee80211_vif *vif,
1344 struct ath9k_vif_iter_data *iter_data)
1345 {
1346 struct ath_softc *sc = hw->priv;
1347 struct ath_hw *ah = sc->sc_ah;
1348 struct ath_common *common = ath9k_hw_common(ah);
1349
1350 /*
1351 * Use the hardware MAC address as reference, the hardware uses it
1352 * together with the BSSID mask when matching addresses.
1353 */
1354 memset(iter_data, 0, sizeof(*iter_data));
1355 iter_data->hw_macaddr = common->macaddr;
1356 memset(&iter_data->mask, 0xff, ETH_ALEN);
1357
1358 if (vif)
1359 ath9k_vif_iter(iter_data, vif->addr, vif);
1360
1361 /* Get list of all active MAC addresses */
1362 ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
1363 iter_data);
1364 }
1365
1366 /* Called with sc->mutex held. */
1367 static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
1368 struct ieee80211_vif *vif)
1369 {
1370 struct ath_softc *sc = hw->priv;
1371 struct ath_hw *ah = sc->sc_ah;
1372 struct ath_common *common = ath9k_hw_common(ah);
1373 struct ath9k_vif_iter_data iter_data;
1374
1375 ath9k_calculate_iter_data(hw, vif, &iter_data);
1376
1377 /* Set BSSID mask. */
1378 memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
1379 ath_hw_setbssidmask(common);
1380
1381 /* Set op-mode & TSF */
1382 if (iter_data.naps > 0) {
1383 ath9k_hw_set_tsfadjust(ah, 1);
1384 sc->sc_flags |= SC_OP_TSF_RESET;
1385 ah->opmode = NL80211_IFTYPE_AP;
1386 } else {
1387 ath9k_hw_set_tsfadjust(ah, 0);
1388 sc->sc_flags &= ~SC_OP_TSF_RESET;
1389
1390 if (iter_data.nmeshes)
1391 ah->opmode = NL80211_IFTYPE_MESH_POINT;
1392 else if (iter_data.nwds)
1393 ah->opmode = NL80211_IFTYPE_AP;
1394 else if (iter_data.nadhocs)
1395 ah->opmode = NL80211_IFTYPE_ADHOC;
1396 else
1397 ah->opmode = NL80211_IFTYPE_STATION;
1398 }
1399
1400 /*
1401 * Enable MIB interrupts when there are hardware phy counters.
1402 */
1403 if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
1404 if (ah->config.enable_ani)
1405 ah->imask |= ATH9K_INT_MIB;
1406 ah->imask |= ATH9K_INT_TSFOOR;
1407 } else {
1408 ah->imask &= ~ATH9K_INT_MIB;
1409 ah->imask &= ~ATH9K_INT_TSFOOR;
1410 }
1411
1412 ath9k_hw_set_interrupts(ah);
1413
1414 /* Set up ANI */
1415 if (iter_data.naps > 0) {
1416 sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
1417
1418 if (!common->disable_ani) {
1419 sc->sc_flags |= SC_OP_ANI_RUN;
1420 ath_start_ani(common);
1421 }
1422
1423 } else {
1424 sc->sc_flags &= ~SC_OP_ANI_RUN;
1425 del_timer_sync(&common->ani.timer);
1426 }
1427 }
1428
1429 /* Called with sc->mutex held, vif counts set up properly. */
1430 static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
1431 struct ieee80211_vif *vif)
1432 {
1433 struct ath_softc *sc = hw->priv;
1434
1435 ath9k_calculate_summary_state(hw, vif);
1436
1437 if (ath9k_uses_beacons(vif->type)) {
1438 int error;
1439 /* This may fail because upper levels do not have beacons
1440 * properly configured yet. That's OK, we assume it
1441 * will be properly configured and then we will be notified
1442 * in the info_changed method and set up beacons properly
1443 * there.
1444 */
1445 ath9k_set_beaconing_status(sc, false);
1446 error = ath_beacon_alloc(sc, vif);
1447 if (!error)
1448 ath_beacon_config(sc, vif);
1449 ath9k_set_beaconing_status(sc, true);
1450 }
1451 }
1452
1453
1454 static int ath9k_add_interface(struct ieee80211_hw *hw,
1455 struct ieee80211_vif *vif)
1456 {
1457 struct ath_softc *sc = hw->priv;
1458 struct ath_hw *ah = sc->sc_ah;
1459 struct ath_common *common = ath9k_hw_common(ah);
1460 int ret = 0;
1461
1462 ath9k_ps_wakeup(sc);
1463 mutex_lock(&sc->mutex);
1464
1465 switch (vif->type) {
1466 case NL80211_IFTYPE_STATION:
1467 case NL80211_IFTYPE_WDS:
1468 case NL80211_IFTYPE_ADHOC:
1469 case NL80211_IFTYPE_AP:
1470 case NL80211_IFTYPE_MESH_POINT:
1471 break;
1472 default:
1473 ath_err(common, "Interface type %d not yet supported\n",
1474 vif->type);
1475 ret = -EOPNOTSUPP;
1476 goto out;
1477 }
1478
1479 if (ath9k_uses_beacons(vif->type)) {
1480 if (sc->nbcnvifs >= ATH_BCBUF) {
1481 ath_err(common, "Not enough beacon buffers when adding"
1482 " new interface of type: %i\n",
1483 vif->type);
1484 ret = -ENOBUFS;
1485 goto out;
1486 }
1487 }
1488
1489 if ((ah->opmode == NL80211_IFTYPE_ADHOC) ||
1490 ((vif->type == NL80211_IFTYPE_ADHOC) &&
1491 sc->nvifs > 0)) {
1492 ath_err(common, "Cannot create ADHOC interface when other"
1493 " interfaces already exist.\n");
1494 ret = -EINVAL;
1495 goto out;
1496 }
1497
1498 ath_dbg(common, ATH_DBG_CONFIG,
1499 "Attach a VIF of type: %d\n", vif->type);
1500
1501 sc->nvifs++;
1502
1503 ath9k_do_vif_add_setup(hw, vif);
1504 out:
1505 mutex_unlock(&sc->mutex);
1506 ath9k_ps_restore(sc);
1507 return ret;
1508 }
1509
1510 static int ath9k_change_interface(struct ieee80211_hw *hw,
1511 struct ieee80211_vif *vif,
1512 enum nl80211_iftype new_type,
1513 bool p2p)
1514 {
1515 struct ath_softc *sc = hw->priv;
1516 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1517 int ret = 0;
1518
1519 ath_dbg(common, ATH_DBG_CONFIG, "Change Interface\n");
1520 mutex_lock(&sc->mutex);
1521 ath9k_ps_wakeup(sc);
1522
1523 /* See if new interface type is valid. */
1524 if ((new_type == NL80211_IFTYPE_ADHOC) &&
1525 (sc->nvifs > 1)) {
1526 ath_err(common, "When using ADHOC, it must be the only"
1527 " interface.\n");
1528 ret = -EINVAL;
1529 goto out;
1530 }
1531
1532 if (ath9k_uses_beacons(new_type) &&
1533 !ath9k_uses_beacons(vif->type)) {
1534 if (sc->nbcnvifs >= ATH_BCBUF) {
1535 ath_err(common, "No beacon slot available\n");
1536 ret = -ENOBUFS;
1537 goto out;
1538 }
1539 }
1540
1541 /* Clean up old vif stuff */
1542 if (ath9k_uses_beacons(vif->type))
1543 ath9k_reclaim_beacon(sc, vif);
1544
1545 /* Add new settings */
1546 vif->type = new_type;
1547 vif->p2p = p2p;
1548
1549 ath9k_do_vif_add_setup(hw, vif);
1550 out:
1551 ath9k_ps_restore(sc);
1552 mutex_unlock(&sc->mutex);
1553 return ret;
1554 }
1555
1556 static void ath9k_remove_interface(struct ieee80211_hw *hw,
1557 struct ieee80211_vif *vif)
1558 {
1559 struct ath_softc *sc = hw->priv;
1560 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1561
1562 ath_dbg(common, ATH_DBG_CONFIG, "Detach Interface\n");
1563
1564 ath9k_ps_wakeup(sc);
1565 mutex_lock(&sc->mutex);
1566
1567 sc->nvifs--;
1568
1569 /* Reclaim beacon resources */
1570 if (ath9k_uses_beacons(vif->type))
1571 ath9k_reclaim_beacon(sc, vif);
1572
1573 ath9k_calculate_summary_state(hw, NULL);
1574
1575 mutex_unlock(&sc->mutex);
1576 ath9k_ps_restore(sc);
1577 }
1578
1579 static void ath9k_enable_ps(struct ath_softc *sc)
1580 {
1581 struct ath_hw *ah = sc->sc_ah;
1582
1583 sc->ps_enabled = true;
1584 if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
1585 if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
1586 ah->imask |= ATH9K_INT_TIM_TIMER;
1587 ath9k_hw_set_interrupts(ah);
1588 }
1589 ath9k_hw_setrxabort(ah, 1);
1590 }
1591 }
1592
1593 static void ath9k_disable_ps(struct ath_softc *sc)
1594 {
1595 struct ath_hw *ah = sc->sc_ah;
1596
1597 sc->ps_enabled = false;
1598 ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
1599 if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
1600 ath9k_hw_setrxabort(ah, 0);
1601 sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
1602 PS_WAIT_FOR_CAB |
1603 PS_WAIT_FOR_PSPOLL_DATA |
1604 PS_WAIT_FOR_TX_ACK);
1605 if (ah->imask & ATH9K_INT_TIM_TIMER) {
1606 ah->imask &= ~ATH9K_INT_TIM_TIMER;
1607 ath9k_hw_set_interrupts(ah);
1608 }
1609 }
1610
1611 }
1612
1613 static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
1614 {
1615 struct ath_softc *sc = hw->priv;
1616 struct ath_hw *ah = sc->sc_ah;
1617 struct ath_common *common = ath9k_hw_common(ah);
1618 struct ieee80211_conf *conf = &hw->conf;
1619 bool disable_radio = false;
1620
1621 mutex_lock(&sc->mutex);
1622
1623 /*
1624 * Leave this as the first check because we need to turn on the
1625 * radio if it was disabled before prior to processing the rest
1626 * of the changes. Likewise we must only disable the radio towards
1627 * the end.
1628 */
1629 if (changed & IEEE80211_CONF_CHANGE_IDLE) {
1630 sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
1631 if (!sc->ps_idle) {
1632 ath_radio_enable(sc, hw);
1633 ath_dbg(common, ATH_DBG_CONFIG,
1634 "not-idle: enabling radio\n");
1635 } else {
1636 disable_radio = true;
1637 }
1638 }
1639
1640 /*
1641 * We just prepare to enable PS. We have to wait until our AP has
1642 * ACK'd our null data frame to disable RX otherwise we'll ignore
1643 * those ACKs and end up retransmitting the same null data frames.
1644 * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
1645 */
1646 if (changed & IEEE80211_CONF_CHANGE_PS) {
1647 unsigned long flags;
1648 spin_lock_irqsave(&sc->sc_pm_lock, flags);
1649 if (conf->flags & IEEE80211_CONF_PS)
1650 ath9k_enable_ps(sc);
1651 else
1652 ath9k_disable_ps(sc);
1653 spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
1654 }
1655
1656 if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
1657 if (conf->flags & IEEE80211_CONF_MONITOR) {
1658 ath_dbg(common, ATH_DBG_CONFIG,
1659 "Monitor mode is enabled\n");
1660 sc->sc_ah->is_monitoring = true;
1661 } else {
1662 ath_dbg(common, ATH_DBG_CONFIG,
1663 "Monitor mode is disabled\n");
1664 sc->sc_ah->is_monitoring = false;
1665 }
1666 }
1667
1668 if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
1669 struct ieee80211_channel *curchan = hw->conf.channel;
1670 int pos = curchan->hw_value;
1671 int old_pos = -1;
1672 unsigned long flags;
1673
1674 if (ah->curchan)
1675 old_pos = ah->curchan - &ah->channels[0];
1676
1677 if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
1678 sc->sc_flags |= SC_OP_OFFCHANNEL;
1679 else
1680 sc->sc_flags &= ~SC_OP_OFFCHANNEL;
1681
1682 ath_dbg(common, ATH_DBG_CONFIG,
1683 "Set channel: %d MHz type: %d\n",
1684 curchan->center_freq, conf->channel_type);
1685
1686 /* update survey stats for the old channel before switching */
1687 spin_lock_irqsave(&common->cc_lock, flags);
1688 ath_update_survey_stats(sc);
1689 spin_unlock_irqrestore(&common->cc_lock, flags);
1690
1691 /*
1692 * Preserve the current channel values, before updating
1693 * the same channel
1694 */
1695 if (ah->curchan && (old_pos == pos))
1696 ath9k_hw_getnf(ah, ah->curchan);
1697
1698 ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
1699 curchan, conf->channel_type);
1700
1701 /*
1702 * If the operating channel changes, change the survey in-use flags
1703 * along with it.
1704 * Reset the survey data for the new channel, unless we're switching
1705 * back to the operating channel from an off-channel operation.
1706 */
1707 if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
1708 sc->cur_survey != &sc->survey[pos]) {
1709
1710 if (sc->cur_survey)
1711 sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
1712
1713 sc->cur_survey = &sc->survey[pos];
1714
1715 memset(sc->cur_survey, 0, sizeof(struct survey_info));
1716 sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
1717 } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
1718 memset(&sc->survey[pos], 0, sizeof(struct survey_info));
1719 }
1720
1721 if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
1722 ath_err(common, "Unable to set channel\n");
1723 mutex_unlock(&sc->mutex);
1724 return -EINVAL;
1725 }
1726
1727 /*
1728 * The most recent snapshot of channel->noisefloor for the old
1729 * channel is only available after the hardware reset. Copy it to
1730 * the survey stats now.
1731 */
1732 if (old_pos >= 0)
1733 ath_update_survey_nf(sc, old_pos);
1734 }
1735
1736 if (changed & IEEE80211_CONF_CHANGE_POWER) {
1737 ath_dbg(common, ATH_DBG_CONFIG,
1738 "Set power: %d\n", conf->power_level);
1739 sc->config.txpowlimit = 2 * conf->power_level;
1740 ath9k_ps_wakeup(sc);
1741 ath9k_cmn_update_txpow(ah, sc->curtxpow,
1742 sc->config.txpowlimit, &sc->curtxpow);
1743 ath9k_ps_restore(sc);
1744 }
1745
1746 if (disable_radio) {
1747 ath_dbg(common, ATH_DBG_CONFIG, "idle: disabling radio\n");
1748 ath_radio_disable(sc, hw);
1749 }
1750
1751 mutex_unlock(&sc->mutex);
1752
1753 return 0;
1754 }
1755
1756 #define SUPPORTED_FILTERS \
1757 (FIF_PROMISC_IN_BSS | \
1758 FIF_ALLMULTI | \
1759 FIF_CONTROL | \
1760 FIF_PSPOLL | \
1761 FIF_OTHER_BSS | \
1762 FIF_BCN_PRBRESP_PROMISC | \
1763 FIF_PROBE_REQ | \
1764 FIF_FCSFAIL)
1765
1766 /* FIXME: sc->sc_full_reset ? */
1767 static void ath9k_configure_filter(struct ieee80211_hw *hw,
1768 unsigned int changed_flags,
1769 unsigned int *total_flags,
1770 u64 multicast)
1771 {
1772 struct ath_softc *sc = hw->priv;
1773 u32 rfilt;
1774
1775 changed_flags &= SUPPORTED_FILTERS;
1776 *total_flags &= SUPPORTED_FILTERS;
1777
1778 sc->rx.rxfilter = *total_flags;
1779 ath9k_ps_wakeup(sc);
1780 rfilt = ath_calcrxfilter(sc);
1781 ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
1782 ath9k_ps_restore(sc);
1783
1784 ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CONFIG,
1785 "Set HW RX filter: 0x%x\n", rfilt);
1786 }
1787
1788 static int ath9k_sta_add(struct ieee80211_hw *hw,
1789 struct ieee80211_vif *vif,
1790 struct ieee80211_sta *sta)
1791 {
1792 struct ath_softc *sc = hw->priv;
1793 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1794 struct ath_node *an = (struct ath_node *) sta->drv_priv;
1795 struct ieee80211_key_conf ps_key = { };
1796
1797 ath_node_attach(sc, sta);
1798
1799 if (vif->type != NL80211_IFTYPE_AP &&
1800 vif->type != NL80211_IFTYPE_AP_VLAN)
1801 return 0;
1802
1803 an->ps_key = ath_key_config(common, vif, sta, &ps_key);
1804
1805 return 0;
1806 }
1807
1808 static void ath9k_del_ps_key(struct ath_softc *sc,
1809 struct ieee80211_vif *vif,
1810 struct ieee80211_sta *sta)
1811 {
1812 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1813 struct ath_node *an = (struct ath_node *) sta->drv_priv;
1814 struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
1815
1816 if (!an->ps_key)
1817 return;
1818
1819 ath_key_delete(common, &ps_key);
1820 }
1821
1822 static int ath9k_sta_remove(struct ieee80211_hw *hw,
1823 struct ieee80211_vif *vif,
1824 struct ieee80211_sta *sta)
1825 {
1826 struct ath_softc *sc = hw->priv;
1827
1828 ath9k_del_ps_key(sc, vif, sta);
1829 ath_node_detach(sc, sta);
1830
1831 return 0;
1832 }
1833
1834 static void ath9k_sta_notify(struct ieee80211_hw *hw,
1835 struct ieee80211_vif *vif,
1836 enum sta_notify_cmd cmd,
1837 struct ieee80211_sta *sta)
1838 {
1839 struct ath_softc *sc = hw->priv;
1840 struct ath_node *an = (struct ath_node *) sta->drv_priv;
1841
1842 if (!(sc->sc_flags & SC_OP_TXAGGR))
1843 return;
1844
1845 switch (cmd) {
1846 case STA_NOTIFY_SLEEP:
1847 an->sleeping = true;
1848 ath_tx_aggr_sleep(sta, sc, an);
1849 break;
1850 case STA_NOTIFY_AWAKE:
1851 an->sleeping = false;
1852 ath_tx_aggr_wakeup(sc, an);
1853 break;
1854 }
1855 }
1856
1857 static int ath9k_conf_tx(struct ieee80211_hw *hw,
1858 struct ieee80211_vif *vif, u16 queue,
1859 const struct ieee80211_tx_queue_params *params)
1860 {
1861 struct ath_softc *sc = hw->priv;
1862 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1863 struct ath_txq *txq;
1864 struct ath9k_tx_queue_info qi;
1865 int ret = 0;
1866
1867 if (queue >= WME_NUM_AC)
1868 return 0;
1869
1870 txq = sc->tx.txq_map[queue];
1871
1872 ath9k_ps_wakeup(sc);
1873 mutex_lock(&sc->mutex);
1874
1875 memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
1876
1877 qi.tqi_aifs = params->aifs;
1878 qi.tqi_cwmin = params->cw_min;
1879 qi.tqi_cwmax = params->cw_max;
1880 qi.tqi_burstTime = params->txop;
1881
1882 ath_dbg(common, ATH_DBG_CONFIG,
1883 "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
1884 queue, txq->axq_qnum, params->aifs, params->cw_min,
1885 params->cw_max, params->txop);
1886
1887 ret = ath_txq_update(sc, txq->axq_qnum, &qi);
1888 if (ret)
1889 ath_err(common, "TXQ Update failed\n");
1890
1891 if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
1892 if (queue == WME_AC_BE && !ret)
1893 ath_beaconq_config(sc);
1894
1895 mutex_unlock(&sc->mutex);
1896 ath9k_ps_restore(sc);
1897
1898 return ret;
1899 }
1900
1901 static int ath9k_set_key(struct ieee80211_hw *hw,
1902 enum set_key_cmd cmd,
1903 struct ieee80211_vif *vif,
1904 struct ieee80211_sta *sta,
1905 struct ieee80211_key_conf *key)
1906 {
1907 struct ath_softc *sc = hw->priv;
1908 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1909 int ret = 0;
1910
1911 if (ath9k_modparam_nohwcrypt)
1912 return -ENOSPC;
1913
1914 if (vif->type == NL80211_IFTYPE_ADHOC &&
1915 (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
1916 key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
1917 !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
1918 /*
1919 * For now, disable hw crypto for the RSN IBSS group keys. This
1920 * could be optimized in the future to use a modified key cache
1921 * design to support per-STA RX GTK, but until that gets
1922 * implemented, use of software crypto for group addressed
1923 * frames is a acceptable to allow RSN IBSS to be used.
1924 */
1925 return -EOPNOTSUPP;
1926 }
1927
1928 mutex_lock(&sc->mutex);
1929 ath9k_ps_wakeup(sc);
1930 ath_dbg(common, ATH_DBG_CONFIG, "Set HW Key\n");
1931
1932 switch (cmd) {
1933 case SET_KEY:
1934 if (sta)
1935 ath9k_del_ps_key(sc, vif, sta);
1936
1937 ret = ath_key_config(common, vif, sta, key);
1938 if (ret >= 0) {
1939 key->hw_key_idx = ret;
1940 /* push IV and Michael MIC generation to stack */
1941 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
1942 if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
1943 key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
1944 if (sc->sc_ah->sw_mgmt_crypto &&
1945 key->cipher == WLAN_CIPHER_SUITE_CCMP)
1946 key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
1947 ret = 0;
1948 }
1949 break;
1950 case DISABLE_KEY:
1951 ath_key_delete(common, key);
1952 break;
1953 default:
1954 ret = -EINVAL;
1955 }
1956
1957 ath9k_ps_restore(sc);
1958 mutex_unlock(&sc->mutex);
1959
1960 return ret;
1961 }
1962 static void ath9k_bss_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
1963 {
1964 struct ath_softc *sc = data;
1965 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1966 struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
1967 struct ath_vif *avp = (void *)vif->drv_priv;
1968
1969 /*
1970 * Skip iteration if primary station vif's bss info
1971 * was not changed
1972 */
1973 if (sc->sc_flags & SC_OP_PRIM_STA_VIF)
1974 return;
1975
1976 if (bss_conf->assoc) {
1977 sc->sc_flags |= SC_OP_PRIM_STA_VIF;
1978 avp->primary_sta_vif = true;
1979 memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
1980 common->curaid = bss_conf->aid;
1981 ath9k_hw_write_associd(sc->sc_ah);
1982 ath_dbg(common, ATH_DBG_CONFIG,
1983 "Bss Info ASSOC %d, bssid: %pM\n",
1984 bss_conf->aid, common->curbssid);
1985 ath_beacon_config(sc, vif);
1986 /*
1987 * Request a re-configuration of Beacon related timers
1988 * on the receipt of the first Beacon frame (i.e.,
1989 * after time sync with the AP).
1990 */
1991 sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
1992 /* Reset rssi stats */
1993 sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
1994 sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
1995
1996 if (!common->disable_ani) {
1997 sc->sc_flags |= SC_OP_ANI_RUN;
1998 ath_start_ani(common);
1999 }
2000
2001 }
2002 }
2003
2004 static void ath9k_config_bss(struct ath_softc *sc, struct ieee80211_vif *vif)
2005 {
2006 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2007 struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
2008 struct ath_vif *avp = (void *)vif->drv_priv;
2009
2010 if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
2011 return;
2012
2013 /* Reconfigure bss info */
2014 if (avp->primary_sta_vif && !bss_conf->assoc) {
2015 ath_dbg(common, ATH_DBG_CONFIG,
2016 "Bss Info DISASSOC %d, bssid %pM\n",
2017 common->curaid, common->curbssid);
2018 sc->sc_flags &= ~(SC_OP_PRIM_STA_VIF | SC_OP_BEACONS);
2019 avp->primary_sta_vif = false;
2020 memset(common->curbssid, 0, ETH_ALEN);
2021 common->curaid = 0;
2022 }
2023
2024 ieee80211_iterate_active_interfaces_atomic(
2025 sc->hw, ath9k_bss_iter, sc);
2026
2027 /*
2028 * None of station vifs are associated.
2029 * Clear bssid & aid
2030 */
2031 if (!(sc->sc_flags & SC_OP_PRIM_STA_VIF)) {
2032 ath9k_hw_write_associd(sc->sc_ah);
2033 /* Stop ANI */
2034 sc->sc_flags &= ~SC_OP_ANI_RUN;
2035 del_timer_sync(&common->ani.timer);
2036 memset(&sc->caldata, 0, sizeof(sc->caldata));
2037 }
2038 }
2039
2040 static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
2041 struct ieee80211_vif *vif,
2042 struct ieee80211_bss_conf *bss_conf,
2043 u32 changed)
2044 {
2045 struct ath_softc *sc = hw->priv;
2046 struct ath_hw *ah = sc->sc_ah;
2047 struct ath_common *common = ath9k_hw_common(ah);
2048 struct ath_vif *avp = (void *)vif->drv_priv;
2049 int slottime;
2050 int error;
2051
2052 ath9k_ps_wakeup(sc);
2053 mutex_lock(&sc->mutex);
2054
2055 if (changed & BSS_CHANGED_BSSID) {
2056 ath9k_config_bss(sc, vif);
2057
2058 ath_dbg(common, ATH_DBG_CONFIG, "BSSID: %pM aid: 0x%x\n",
2059 common->curbssid, common->curaid);
2060 }
2061
2062 if (changed & BSS_CHANGED_IBSS) {
2063 /* There can be only one vif available */
2064 memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
2065 common->curaid = bss_conf->aid;
2066 ath9k_hw_write_associd(sc->sc_ah);
2067
2068 if (bss_conf->ibss_joined) {
2069 sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
2070
2071 if (!common->disable_ani) {
2072 sc->sc_flags |= SC_OP_ANI_RUN;
2073 ath_start_ani(common);
2074 }
2075
2076 } else {
2077 sc->sc_flags &= ~SC_OP_ANI_RUN;
2078 del_timer_sync(&common->ani.timer);
2079 }
2080 }
2081
2082 /* Enable transmission of beacons (AP, IBSS, MESH) */
2083 if ((changed & BSS_CHANGED_BEACON) ||
2084 ((changed & BSS_CHANGED_BEACON_ENABLED) && bss_conf->enable_beacon)) {
2085 ath9k_set_beaconing_status(sc, false);
2086 error = ath_beacon_alloc(sc, vif);
2087 if (!error)
2088 ath_beacon_config(sc, vif);
2089 ath9k_set_beaconing_status(sc, true);
2090 }
2091
2092 if (changed & BSS_CHANGED_ERP_SLOT) {
2093 if (bss_conf->use_short_slot)
2094 slottime = 9;
2095 else
2096 slottime = 20;
2097 if (vif->type == NL80211_IFTYPE_AP) {
2098 /*
2099 * Defer update, so that connected stations can adjust
2100 * their settings at the same time.
2101 * See beacon.c for more details
2102 */
2103 sc->beacon.slottime = slottime;
2104 sc->beacon.updateslot = UPDATE;
2105 } else {
2106 ah->slottime = slottime;
2107 ath9k_hw_init_global_settings(ah);
2108 }
2109 }
2110
2111 /* Disable transmission of beacons */
2112 if ((changed & BSS_CHANGED_BEACON_ENABLED) &&
2113 !bss_conf->enable_beacon) {
2114 ath9k_set_beaconing_status(sc, false);
2115 avp->is_bslot_active = false;
2116 ath9k_set_beaconing_status(sc, true);
2117 }
2118
2119 if (changed & BSS_CHANGED_BEACON_INT) {
2120 /*
2121 * In case of AP mode, the HW TSF has to be reset
2122 * when the beacon interval changes.
2123 */
2124 if (vif->type == NL80211_IFTYPE_AP) {
2125 sc->sc_flags |= SC_OP_TSF_RESET;
2126 ath9k_set_beaconing_status(sc, false);
2127 error = ath_beacon_alloc(sc, vif);
2128 if (!error)
2129 ath_beacon_config(sc, vif);
2130 ath9k_set_beaconing_status(sc, true);
2131 } else
2132 ath_beacon_config(sc, vif);
2133 }
2134
2135 if (changed & BSS_CHANGED_ERP_PREAMBLE) {
2136 ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed PREAMBLE %d\n",
2137 bss_conf->use_short_preamble);
2138 if (bss_conf->use_short_preamble)
2139 sc->sc_flags |= SC_OP_PREAMBLE_SHORT;
2140 else
2141 sc->sc_flags &= ~SC_OP_PREAMBLE_SHORT;
2142 }
2143
2144 if (changed & BSS_CHANGED_ERP_CTS_PROT) {
2145 ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed CTS PROT %d\n",
2146 bss_conf->use_cts_prot);
2147 if (bss_conf->use_cts_prot &&
2148 hw->conf.channel->band != IEEE80211_BAND_5GHZ)
2149 sc->sc_flags |= SC_OP_PROTECT_ENABLE;
2150 else
2151 sc->sc_flags &= ~SC_OP_PROTECT_ENABLE;
2152 }
2153
2154 mutex_unlock(&sc->mutex);
2155 ath9k_ps_restore(sc);
2156 }
2157
2158 static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
2159 {
2160 struct ath_softc *sc = hw->priv;
2161 u64 tsf;
2162
2163 mutex_lock(&sc->mutex);
2164 ath9k_ps_wakeup(sc);
2165 tsf = ath9k_hw_gettsf64(sc->sc_ah);
2166 ath9k_ps_restore(sc);
2167 mutex_unlock(&sc->mutex);
2168
2169 return tsf;
2170 }
2171
2172 static void ath9k_set_tsf(struct ieee80211_hw *hw,
2173 struct ieee80211_vif *vif,
2174 u64 tsf)
2175 {
2176 struct ath_softc *sc = hw->priv;
2177
2178 mutex_lock(&sc->mutex);
2179 ath9k_ps_wakeup(sc);
2180 ath9k_hw_settsf64(sc->sc_ah, tsf);
2181 ath9k_ps_restore(sc);
2182 mutex_unlock(&sc->mutex);
2183 }
2184
2185 static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
2186 {
2187 struct ath_softc *sc = hw->priv;
2188
2189 mutex_lock(&sc->mutex);
2190
2191 ath9k_ps_wakeup(sc);
2192 ath9k_hw_reset_tsf(sc->sc_ah);
2193 ath9k_ps_restore(sc);
2194
2195 mutex_unlock(&sc->mutex);
2196 }
2197
2198 static int ath9k_ampdu_action(struct ieee80211_hw *hw,
2199 struct ieee80211_vif *vif,
2200 enum ieee80211_ampdu_mlme_action action,
2201 struct ieee80211_sta *sta,
2202 u16 tid, u16 *ssn, u8 buf_size)
2203 {
2204 struct ath_softc *sc = hw->priv;
2205 int ret = 0;
2206
2207 local_bh_disable();
2208
2209 switch (action) {
2210 case IEEE80211_AMPDU_RX_START:
2211 if (!(sc->sc_flags & SC_OP_RXAGGR))
2212 ret = -ENOTSUPP;
2213 break;
2214 case IEEE80211_AMPDU_RX_STOP:
2215 break;
2216 case IEEE80211_AMPDU_TX_START:
2217 if (!(sc->sc_flags & SC_OP_TXAGGR))
2218 return -EOPNOTSUPP;
2219
2220 ath9k_ps_wakeup(sc);
2221 ret = ath_tx_aggr_start(sc, sta, tid, ssn);
2222 if (!ret)
2223 ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
2224 ath9k_ps_restore(sc);
2225 break;
2226 case IEEE80211_AMPDU_TX_STOP:
2227 ath9k_ps_wakeup(sc);
2228 ath_tx_aggr_stop(sc, sta, tid);
2229 ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
2230 ath9k_ps_restore(sc);
2231 break;
2232 case IEEE80211_AMPDU_TX_OPERATIONAL:
2233 ath9k_ps_wakeup(sc);
2234 ath_tx_aggr_resume(sc, sta, tid);
2235 ath9k_ps_restore(sc);
2236 break;
2237 default:
2238 ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
2239 }
2240
2241 local_bh_enable();
2242
2243 return ret;
2244 }
2245
2246 static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
2247 struct survey_info *survey)
2248 {
2249 struct ath_softc *sc = hw->priv;
2250 struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2251 struct ieee80211_supported_band *sband;
2252 struct ieee80211_channel *chan;
2253 unsigned long flags;
2254 int pos;
2255
2256 spin_lock_irqsave(&common->cc_lock, flags);
2257 if (idx == 0)
2258 ath_update_survey_stats(sc);
2259
2260 sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
2261 if (sband && idx >= sband->n_channels) {
2262 idx -= sband->n_channels;
2263 sband = NULL;
2264 }
2265
2266 if (!sband)
2267 sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
2268
2269 if (!sband || idx >= sband->n_channels) {
2270 spin_unlock_irqrestore(&common->cc_lock, flags);
2271 return -ENOENT;
2272 }
2273
2274 chan = &sband->channels[idx];
2275 pos = chan->hw_value;
2276 memcpy(survey, &sc->survey[pos], sizeof(*survey));
2277 survey->channel = chan;
2278 spin_unlock_irqrestore(&common->cc_lock, flags);
2279
2280 return 0;
2281 }
2282
2283 static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
2284 {
2285 struct ath_softc *sc = hw->priv;
2286 struct ath_hw *ah = sc->sc_ah;
2287
2288 mutex_lock(&sc->mutex);
2289 ah->coverage_class = coverage_class;
2290
2291 ath9k_ps_wakeup(sc);
2292 ath9k_hw_init_global_settings(ah);
2293 ath9k_ps_restore(sc);
2294
2295 mutex_unlock(&sc->mutex);
2296 }
2297
2298 static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
2299 {
2300 struct ath_softc *sc = hw->priv;
2301 struct ath_hw *ah = sc->sc_ah;
2302 struct ath_common *common = ath9k_hw_common(ah);
2303 int timeout = 200; /* ms */
2304 int i, j;
2305 bool drain_txq;
2306
2307 mutex_lock(&sc->mutex);
2308 cancel_delayed_work_sync(&sc->tx_complete_work);
2309
2310 if (ah->ah_flags & AH_UNPLUGGED) {
2311 ath_dbg(common, ATH_DBG_ANY, "Device has been unplugged!\n");
2312 mutex_unlock(&sc->mutex);
2313 return;
2314 }
2315
2316 if (sc->sc_flags & SC_OP_INVALID) {
2317 ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
2318 mutex_unlock(&sc->mutex);
2319 return;
2320 }
2321
2322 if (drop)
2323 timeout = 1;
2324
2325 for (j = 0; j < timeout; j++) {
2326 bool npend = false;
2327
2328 if (j)
2329 usleep_range(1000, 2000);
2330
2331 for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
2332 if (!ATH_TXQ_SETUP(sc, i))
2333 continue;
2334
2335 npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
2336
2337 if (npend)
2338 break;
2339 }
2340
2341 if (!npend)
2342 goto out;
2343 }
2344
2345 ath9k_ps_wakeup(sc);
2346 spin_lock_bh(&sc->sc_pcu_lock);
2347 drain_txq = ath_drain_all_txq(sc, false);
2348 spin_unlock_bh(&sc->sc_pcu_lock);
2349
2350 if (!drain_txq)
2351 ath_reset(sc, false);
2352
2353 ath9k_ps_restore(sc);
2354 ieee80211_wake_queues(hw);
2355
2356 out:
2357 ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
2358 mutex_unlock(&sc->mutex);
2359 }
2360
2361 static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
2362 {
2363 struct ath_softc *sc = hw->priv;
2364 int i;
2365
2366 for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
2367 if (!ATH_TXQ_SETUP(sc, i))
2368 continue;
2369
2370 if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
2371 return true;
2372 }
2373 return false;
2374 }
2375
2376 static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
2377 {
2378 struct ath_softc *sc = hw->priv;
2379 struct ath_hw *ah = sc->sc_ah;
2380 struct ieee80211_vif *vif;
2381 struct ath_vif *avp;
2382 struct ath_buf *bf;
2383 struct ath_tx_status ts;
2384 int status;
2385
2386 vif = sc->beacon.bslot[0];
2387 if (!vif)
2388 return 0;
2389
2390 avp = (void *)vif->drv_priv;
2391 if (!avp->is_bslot_active)
2392 return 0;
2393
2394 if (!sc->beacon.tx_processed) {
2395 tasklet_disable(&sc->bcon_tasklet);
2396
2397 bf = avp->av_bcbuf;
2398 if (!bf || !bf->bf_mpdu)
2399 goto skip;
2400
2401 status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
2402 if (status == -EINPROGRESS)
2403 goto skip;
2404
2405 sc->beacon.tx_processed = true;
2406 sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
2407
2408 skip:
2409 tasklet_enable(&sc->bcon_tasklet);
2410 }
2411
2412 return sc->beacon.tx_last;
2413 }
2414
2415 static int ath9k_get_stats(struct ieee80211_hw *hw,
2416 struct ieee80211_low_level_stats *stats)
2417 {
2418 struct ath_softc *sc = hw->priv;
2419 struct ath_hw *ah = sc->sc_ah;
2420 struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
2421
2422 stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
2423 stats->dot11RTSFailureCount = mib_stats->rts_bad;
2424 stats->dot11FCSErrorCount = mib_stats->fcs_bad;
2425 stats->dot11RTSSuccessCount = mib_stats->rts_good;
2426 return 0;
2427 }
2428
2429 static u32 fill_chainmask(u32 cap, u32 new)
2430 {
2431 u32 filled = 0;
2432 int i;
2433
2434 for (i = 0; cap && new; i++, cap >>= 1) {
2435 if (!(cap & BIT(0)))
2436 continue;
2437
2438 if (new & BIT(0))
2439 filled |= BIT(i);
2440
2441 new >>= 1;
2442 }
2443
2444 return filled;
2445 }
2446
2447 static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
2448 {
2449 struct ath_softc *sc = hw->priv;
2450 struct ath_hw *ah = sc->sc_ah;
2451
2452 if (!rx_ant || !tx_ant)
2453 return -EINVAL;
2454
2455 sc->ant_rx = rx_ant;
2456 sc->ant_tx = tx_ant;
2457
2458 if (ah->caps.rx_chainmask == 1)
2459 return 0;
2460
2461 /* AR9100 runs into calibration issues if not all rx chains are enabled */
2462 if (AR_SREV_9100(ah))
2463 ah->rxchainmask = 0x7;
2464 else
2465 ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
2466
2467 ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
2468 ath9k_reload_chainmask_settings(sc);
2469
2470 return 0;
2471 }
2472
2473 static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
2474 {
2475 struct ath_softc *sc = hw->priv;
2476
2477 *tx_ant = sc->ant_tx;
2478 *rx_ant = sc->ant_rx;
2479 return 0;
2480 }
2481
2482 struct ieee80211_ops ath9k_ops = {
2483 .tx = ath9k_tx,
2484 .start = ath9k_start,
2485 .stop = ath9k_stop,
2486 .add_interface = ath9k_add_interface,
2487 .change_interface = ath9k_change_interface,
2488 .remove_interface = ath9k_remove_interface,
2489 .config = ath9k_config,
2490 .configure_filter = ath9k_configure_filter,
2491 .sta_add = ath9k_sta_add,
2492 .sta_remove = ath9k_sta_remove,
2493 .sta_notify = ath9k_sta_notify,
2494 .conf_tx = ath9k_conf_tx,
2495 .bss_info_changed = ath9k_bss_info_changed,
2496 .set_key = ath9k_set_key,
2497 .get_tsf = ath9k_get_tsf,
2498 .set_tsf = ath9k_set_tsf,
2499 .reset_tsf = ath9k_reset_tsf,
2500 .ampdu_action = ath9k_ampdu_action,
2501 .get_survey = ath9k_get_survey,
2502 .rfkill_poll = ath9k_rfkill_poll_state,
2503 .set_coverage_class = ath9k_set_coverage_class,
2504 .flush = ath9k_flush,
2505 .tx_frames_pending = ath9k_tx_frames_pending,
2506 .tx_last_beacon = ath9k_tx_last_beacon,
2507 .get_stats = ath9k_get_stats,
2508 .set_antenna = ath9k_set_antenna,
2509 .get_antenna = ath9k_get_antenna,
2510 };
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree