2 * linux/drivers/char/sa1100.c
4 * Driver for SA11x0 serial ports
6 * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
8 * Copyright (C) 2000 Deep Blue Solutions Ltd.
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 #if defined(CONFIG_SERIAL_SA1100_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
29 #include <linux/module.h>
30 #include <linux/ioport.h>
31 #include <linux/init.h>
32 #include <linux/console.h>
33 #include <linux/sysrq.h>
34 #include <linux/platform_device.h>
35 #include <linux/tty.h>
36 #include <linux/tty_flip.h>
37 #include <linux/serial_core.h>
38 #include <linux/serial.h>
42 #include <mach/hardware.h>
43 #include <asm/mach/serial_sa1100.h>
45 /* We've been assigned a range on the "Low-density serial ports" major */
46 #define SERIAL_SA1100_MAJOR 204
51 #define SA1100_ISR_PASS_LIMIT 256
54 * Convert from ignore_status_mask or read_status_mask to UTSR[01]
56 #define SM_TO_UTSR0(x) ((x) & 0xff)
57 #define SM_TO_UTSR1(x) ((x) >> 8)
58 #define UTSR0_TO_SM(x) ((x))
59 #define UTSR1_TO_SM(x) ((x) << 8)
61 #define UART_GET_UTCR0(sport) __raw_readl((sport)->port.membase + UTCR0)
62 #define UART_GET_UTCR1(sport) __raw_readl((sport)->port.membase + UTCR1)
63 #define UART_GET_UTCR2(sport) __raw_readl((sport)->port.membase + UTCR2)
64 #define UART_GET_UTCR3(sport) __raw_readl((sport)->port.membase + UTCR3)
65 #define UART_GET_UTSR0(sport) __raw_readl((sport)->port.membase + UTSR0)
66 #define UART_GET_UTSR1(sport) __raw_readl((sport)->port.membase + UTSR1)
67 #define UART_GET_CHAR(sport) __raw_readl((sport)->port.membase + UTDR)
69 #define UART_PUT_UTCR0(sport,v) __raw_writel((v),(sport)->port.membase + UTCR0)
70 #define UART_PUT_UTCR1(sport,v) __raw_writel((v),(sport)->port.membase + UTCR1)
71 #define UART_PUT_UTCR2(sport,v) __raw_writel((v),(sport)->port.membase + UTCR2)
72 #define UART_PUT_UTCR3(sport,v) __raw_writel((v),(sport)->port.membase + UTCR3)
73 #define UART_PUT_UTSR0(sport,v) __raw_writel((v),(sport)->port.membase + UTSR0)
74 #define UART_PUT_UTSR1(sport,v) __raw_writel((v),(sport)->port.membase + UTSR1)
75 #define UART_PUT_CHAR(sport,v) __raw_writel((v),(sport)->port.membase + UTDR)
78 * This is the size of our serial port register set.
80 #define UART_PORT_SIZE 0x24
83 * This determines how often we check the modem status signals
84 * for any change. They generally aren't connected to an IRQ
85 * so we have to poll them. We also check immediately before
86 * filling the TX fifo incase CTS has been dropped.
88 #define MCTRL_TIMEOUT (250*HZ/1000)
91 struct uart_port port
;
92 struct timer_list timer
;
93 unsigned int old_status
;
97 * Handle any change of modem status signal since we were last called.
99 static void sa1100_mctrl_check(struct sa1100_port
*sport
)
101 unsigned int status
, changed
;
103 status
= sport
->port
.ops
->get_mctrl(&sport
->port
);
104 changed
= status
^ sport
->old_status
;
109 sport
->old_status
= status
;
111 if (changed
& TIOCM_RI
)
112 sport
->port
.icount
.rng
++;
113 if (changed
& TIOCM_DSR
)
114 sport
->port
.icount
.dsr
++;
115 if (changed
& TIOCM_CAR
)
116 uart_handle_dcd_change(&sport
->port
, status
& TIOCM_CAR
);
117 if (changed
& TIOCM_CTS
)
118 uart_handle_cts_change(&sport
->port
, status
& TIOCM_CTS
);
120 wake_up_interruptible(&sport
->port
.state
->port
.delta_msr_wait
);
124 * This is our per-port timeout handler, for checking the
125 * modem status signals.
127 static void sa1100_timeout(unsigned long data
)
129 struct sa1100_port
*sport
= (struct sa1100_port
*)data
;
132 if (sport
->port
.state
) {
133 spin_lock_irqsave(&sport
->port
.lock
, flags
);
134 sa1100_mctrl_check(sport
);
135 spin_unlock_irqrestore(&sport
->port
.lock
, flags
);
137 mod_timer(&sport
->timer
, jiffies
+ MCTRL_TIMEOUT
);
142 * interrupts disabled on entry
144 static void sa1100_stop_tx(struct uart_port
*port
)
146 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
149 utcr3
= UART_GET_UTCR3(sport
);
150 UART_PUT_UTCR3(sport
, utcr3
& ~UTCR3_TIE
);
151 sport
->port
.read_status_mask
&= ~UTSR0_TO_SM(UTSR0_TFS
);
155 * port locked and interrupts disabled
157 static void sa1100_start_tx(struct uart_port
*port
)
159 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
162 utcr3
= UART_GET_UTCR3(sport
);
163 sport
->port
.read_status_mask
|= UTSR0_TO_SM(UTSR0_TFS
);
164 UART_PUT_UTCR3(sport
, utcr3
| UTCR3_TIE
);
170 static void sa1100_stop_rx(struct uart_port
*port
)
172 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
175 utcr3
= UART_GET_UTCR3(sport
);
176 UART_PUT_UTCR3(sport
, utcr3
& ~UTCR3_RIE
);
180 * Set the modem control timer to fire immediately.
182 static void sa1100_enable_ms(struct uart_port
*port
)
184 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
186 mod_timer(&sport
->timer
, jiffies
);
190 sa1100_rx_chars(struct sa1100_port
*sport
)
192 struct tty_struct
*tty
= sport
->port
.state
->port
.tty
;
193 unsigned int status
, ch
, flg
;
195 status
= UTSR1_TO_SM(UART_GET_UTSR1(sport
)) |
196 UTSR0_TO_SM(UART_GET_UTSR0(sport
));
197 while (status
& UTSR1_TO_SM(UTSR1_RNE
)) {
198 ch
= UART_GET_CHAR(sport
);
200 sport
->port
.icount
.rx
++;
205 * note that the error handling code is
206 * out of the main execution path
208 if (status
& UTSR1_TO_SM(UTSR1_PRE
| UTSR1_FRE
| UTSR1_ROR
)) {
209 if (status
& UTSR1_TO_SM(UTSR1_PRE
))
210 sport
->port
.icount
.parity
++;
211 else if (status
& UTSR1_TO_SM(UTSR1_FRE
))
212 sport
->port
.icount
.frame
++;
213 if (status
& UTSR1_TO_SM(UTSR1_ROR
))
214 sport
->port
.icount
.overrun
++;
216 status
&= sport
->port
.read_status_mask
;
218 if (status
& UTSR1_TO_SM(UTSR1_PRE
))
220 else if (status
& UTSR1_TO_SM(UTSR1_FRE
))
224 sport
->port
.sysrq
= 0;
228 if (uart_handle_sysrq_char(&sport
->port
, ch
))
231 uart_insert_char(&sport
->port
, status
, UTSR1_TO_SM(UTSR1_ROR
), ch
, flg
);
234 status
= UTSR1_TO_SM(UART_GET_UTSR1(sport
)) |
235 UTSR0_TO_SM(UART_GET_UTSR0(sport
));
237 tty_flip_buffer_push(tty
);
240 static void sa1100_tx_chars(struct sa1100_port
*sport
)
242 struct circ_buf
*xmit
= &sport
->port
.state
->xmit
;
244 if (sport
->port
.x_char
) {
245 UART_PUT_CHAR(sport
, sport
->port
.x_char
);
246 sport
->port
.icount
.tx
++;
247 sport
->port
.x_char
= 0;
252 * Check the modem control lines before
253 * transmitting anything.
255 sa1100_mctrl_check(sport
);
257 if (uart_circ_empty(xmit
) || uart_tx_stopped(&sport
->port
)) {
258 sa1100_stop_tx(&sport
->port
);
263 * Tried using FIFO (not checking TNF) for fifo fill:
264 * still had the '4 bytes repeated' problem.
266 while (UART_GET_UTSR1(sport
) & UTSR1_TNF
) {
267 UART_PUT_CHAR(sport
, xmit
->buf
[xmit
->tail
]);
268 xmit
->tail
= (xmit
->tail
+ 1) & (UART_XMIT_SIZE
- 1);
269 sport
->port
.icount
.tx
++;
270 if (uart_circ_empty(xmit
))
274 if (uart_circ_chars_pending(xmit
) < WAKEUP_CHARS
)
275 uart_write_wakeup(&sport
->port
);
277 if (uart_circ_empty(xmit
))
278 sa1100_stop_tx(&sport
->port
);
281 static irqreturn_t
sa1100_int(int irq
, void *dev_id
)
283 struct sa1100_port
*sport
= dev_id
;
284 unsigned int status
, pass_counter
= 0;
286 spin_lock(&sport
->port
.lock
);
287 status
= UART_GET_UTSR0(sport
);
288 status
&= SM_TO_UTSR0(sport
->port
.read_status_mask
) | ~UTSR0_TFS
;
290 if (status
& (UTSR0_RFS
| UTSR0_RID
)) {
291 /* Clear the receiver idle bit, if set */
292 if (status
& UTSR0_RID
)
293 UART_PUT_UTSR0(sport
, UTSR0_RID
);
294 sa1100_rx_chars(sport
);
297 /* Clear the relevant break bits */
298 if (status
& (UTSR0_RBB
| UTSR0_REB
))
299 UART_PUT_UTSR0(sport
, status
& (UTSR0_RBB
| UTSR0_REB
));
301 if (status
& UTSR0_RBB
)
302 sport
->port
.icount
.brk
++;
304 if (status
& UTSR0_REB
)
305 uart_handle_break(&sport
->port
);
307 if (status
& UTSR0_TFS
)
308 sa1100_tx_chars(sport
);
309 if (pass_counter
++ > SA1100_ISR_PASS_LIMIT
)
311 status
= UART_GET_UTSR0(sport
);
312 status
&= SM_TO_UTSR0(sport
->port
.read_status_mask
) |
314 } while (status
& (UTSR0_TFS
| UTSR0_RFS
| UTSR0_RID
));
315 spin_unlock(&sport
->port
.lock
);
321 * Return TIOCSER_TEMT when transmitter is not busy.
323 static unsigned int sa1100_tx_empty(struct uart_port
*port
)
325 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
327 return UART_GET_UTSR1(sport
) & UTSR1_TBY
? 0 : TIOCSER_TEMT
;
330 static unsigned int sa1100_get_mctrl(struct uart_port
*port
)
332 return TIOCM_CTS
| TIOCM_DSR
| TIOCM_CAR
;
335 static void sa1100_set_mctrl(struct uart_port
*port
, unsigned int mctrl
)
340 * Interrupts always disabled.
342 static void sa1100_break_ctl(struct uart_port
*port
, int break_state
)
344 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
348 spin_lock_irqsave(&sport
->port
.lock
, flags
);
349 utcr3
= UART_GET_UTCR3(sport
);
350 if (break_state
== -1)
354 UART_PUT_UTCR3(sport
, utcr3
);
355 spin_unlock_irqrestore(&sport
->port
.lock
, flags
);
358 static int sa1100_startup(struct uart_port
*port
)
360 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
366 retval
= request_irq(sport
->port
.irq
, sa1100_int
, 0,
367 "sa11x0-uart", sport
);
372 * Finally, clear and enable interrupts
374 UART_PUT_UTSR0(sport
, -1);
375 UART_PUT_UTCR3(sport
, UTCR3_RXE
| UTCR3_TXE
| UTCR3_RIE
);
378 * Enable modem status interrupts
380 spin_lock_irq(&sport
->port
.lock
);
381 sa1100_enable_ms(&sport
->port
);
382 spin_unlock_irq(&sport
->port
.lock
);
387 static void sa1100_shutdown(struct uart_port
*port
)
389 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
394 del_timer_sync(&sport
->timer
);
399 free_irq(sport
->port
.irq
, sport
);
402 * Disable all interrupts, port and break condition.
404 UART_PUT_UTCR3(sport
, 0);
408 sa1100_set_termios(struct uart_port
*port
, struct ktermios
*termios
,
409 struct ktermios
*old
)
411 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
413 unsigned int utcr0
, old_utcr3
, baud
, quot
;
414 unsigned int old_csize
= old
? old
->c_cflag
& CSIZE
: CS8
;
417 * We only support CS7 and CS8.
419 while ((termios
->c_cflag
& CSIZE
) != CS7
&&
420 (termios
->c_cflag
& CSIZE
) != CS8
) {
421 termios
->c_cflag
&= ~CSIZE
;
422 termios
->c_cflag
|= old_csize
;
426 if ((termios
->c_cflag
& CSIZE
) == CS8
)
431 if (termios
->c_cflag
& CSTOPB
)
433 if (termios
->c_cflag
& PARENB
) {
435 if (!(termios
->c_cflag
& PARODD
))
440 * Ask the core to calculate the divisor for us.
442 baud
= uart_get_baud_rate(port
, termios
, old
, 0, port
->uartclk
/16);
443 quot
= uart_get_divisor(port
, baud
);
445 spin_lock_irqsave(&sport
->port
.lock
, flags
);
447 sport
->port
.read_status_mask
&= UTSR0_TO_SM(UTSR0_TFS
);
448 sport
->port
.read_status_mask
|= UTSR1_TO_SM(UTSR1_ROR
);
449 if (termios
->c_iflag
& INPCK
)
450 sport
->port
.read_status_mask
|=
451 UTSR1_TO_SM(UTSR1_FRE
| UTSR1_PRE
);
452 if (termios
->c_iflag
& (BRKINT
| PARMRK
))
453 sport
->port
.read_status_mask
|=
454 UTSR0_TO_SM(UTSR0_RBB
| UTSR0_REB
);
457 * Characters to ignore
459 sport
->port
.ignore_status_mask
= 0;
460 if (termios
->c_iflag
& IGNPAR
)
461 sport
->port
.ignore_status_mask
|=
462 UTSR1_TO_SM(UTSR1_FRE
| UTSR1_PRE
);
463 if (termios
->c_iflag
& IGNBRK
) {
464 sport
->port
.ignore_status_mask
|=
465 UTSR0_TO_SM(UTSR0_RBB
| UTSR0_REB
);
467 * If we're ignoring parity and break indicators,
468 * ignore overruns too (for real raw support).
470 if (termios
->c_iflag
& IGNPAR
)
471 sport
->port
.ignore_status_mask
|=
472 UTSR1_TO_SM(UTSR1_ROR
);
475 del_timer_sync(&sport
->timer
);
478 * Update the per-port timeout.
480 uart_update_timeout(port
, termios
->c_cflag
, baud
);
483 * disable interrupts and drain transmitter
485 old_utcr3
= UART_GET_UTCR3(sport
);
486 UART_PUT_UTCR3(sport
, old_utcr3
& ~(UTCR3_RIE
| UTCR3_TIE
));
488 while (UART_GET_UTSR1(sport
) & UTSR1_TBY
)
491 /* then, disable everything */
492 UART_PUT_UTCR3(sport
, 0);
494 /* set the parity, stop bits and data size */
495 UART_PUT_UTCR0(sport
, utcr0
);
497 /* set the baud rate */
499 UART_PUT_UTCR1(sport
, ((quot
& 0xf00) >> 8));
500 UART_PUT_UTCR2(sport
, (quot
& 0xff));
502 UART_PUT_UTSR0(sport
, -1);
504 UART_PUT_UTCR3(sport
, old_utcr3
);
506 if (UART_ENABLE_MS(&sport
->port
, termios
->c_cflag
))
507 sa1100_enable_ms(&sport
->port
);
509 spin_unlock_irqrestore(&sport
->port
.lock
, flags
);
512 static const char *sa1100_type(struct uart_port
*port
)
514 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
516 return sport
->port
.type
== PORT_SA1100
? "SA1100" : NULL
;
520 * Release the memory region(s) being used by 'port'.
522 static void sa1100_release_port(struct uart_port
*port
)
524 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
526 release_mem_region(sport
->port
.mapbase
, UART_PORT_SIZE
);
530 * Request the memory region(s) being used by 'port'.
532 static int sa1100_request_port(struct uart_port
*port
)
534 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
536 return request_mem_region(sport
->port
.mapbase
, UART_PORT_SIZE
,
537 "sa11x0-uart") != NULL
? 0 : -EBUSY
;
541 * Configure/autoconfigure the port.
543 static void sa1100_config_port(struct uart_port
*port
, int flags
)
545 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
547 if (flags
& UART_CONFIG_TYPE
&&
548 sa1100_request_port(&sport
->port
) == 0)
549 sport
->port
.type
= PORT_SA1100
;
553 * Verify the new serial_struct (for TIOCSSERIAL).
554 * The only change we allow are to the flags and type, and
555 * even then only between PORT_SA1100 and PORT_UNKNOWN
558 sa1100_verify_port(struct uart_port
*port
, struct serial_struct
*ser
)
560 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
563 if (ser
->type
!= PORT_UNKNOWN
&& ser
->type
!= PORT_SA1100
)
565 if (sport
->port
.irq
!= ser
->irq
)
567 if (ser
->io_type
!= SERIAL_IO_MEM
)
569 if (sport
->port
.uartclk
/ 16 != ser
->baud_base
)
571 if ((void *)sport
->port
.mapbase
!= ser
->iomem_base
)
573 if (sport
->port
.iobase
!= ser
->port
)
580 static struct uart_ops sa1100_pops
= {
581 .tx_empty
= sa1100_tx_empty
,
582 .set_mctrl
= sa1100_set_mctrl
,
583 .get_mctrl
= sa1100_get_mctrl
,
584 .stop_tx
= sa1100_stop_tx
,
585 .start_tx
= sa1100_start_tx
,
586 .stop_rx
= sa1100_stop_rx
,
587 .enable_ms
= sa1100_enable_ms
,
588 .break_ctl
= sa1100_break_ctl
,
589 .startup
= sa1100_startup
,
590 .shutdown
= sa1100_shutdown
,
591 .set_termios
= sa1100_set_termios
,
593 .release_port
= sa1100_release_port
,
594 .request_port
= sa1100_request_port
,
595 .config_port
= sa1100_config_port
,
596 .verify_port
= sa1100_verify_port
,
599 static struct sa1100_port sa1100_ports
[NR_PORTS
];
602 * Setup the SA1100 serial ports. Note that we don't include the IrDA
603 * port here since we have our own SIR/FIR driver (see drivers/net/irda)
605 * Note also that we support "console=ttySAx" where "x" is either 0 or 1.
606 * Which serial port this ends up being depends on the machine you're
607 * running this kernel on. I'm not convinced that this is a good idea,
608 * but that's the way it traditionally works.
610 * Note that NanoEngine UART3 becomes UART2, and UART2 is no longer
613 static void __init
sa1100_init_ports(void)
615 static int first
= 1;
622 for (i
= 0; i
< NR_PORTS
; i
++) {
623 sa1100_ports
[i
].port
.uartclk
= 3686400;
624 sa1100_ports
[i
].port
.ops
= &sa1100_pops
;
625 sa1100_ports
[i
].port
.fifosize
= 8;
626 sa1100_ports
[i
].port
.line
= i
;
627 sa1100_ports
[i
].port
.iotype
= UPIO_MEM
;
628 init_timer(&sa1100_ports
[i
].timer
);
629 sa1100_ports
[i
].timer
.function
= sa1100_timeout
;
630 sa1100_ports
[i
].timer
.data
= (unsigned long)&sa1100_ports
[i
];
634 * make transmit lines outputs, so that when the port
635 * is closed, the output is in the MARK state.
637 PPDR
|= PPC_TXD1
| PPC_TXD3
;
638 PPSR
|= PPC_TXD1
| PPC_TXD3
;
641 void __devinit
sa1100_register_uart_fns(struct sa1100_port_fns
*fns
)
644 sa1100_pops
.get_mctrl
= fns
->get_mctrl
;
646 sa1100_pops
.set_mctrl
= fns
->set_mctrl
;
648 sa1100_pops
.pm
= fns
->pm
;
649 sa1100_pops
.set_wake
= fns
->set_wake
;
652 void __init
sa1100_register_uart(int idx
, int port
)
654 if (idx
>= NR_PORTS
) {
655 printk(KERN_ERR
"%s: bad index number %d\n", __func__
, idx
);
661 sa1100_ports
[idx
].port
.membase
= (void __iomem
*)&Ser1UTCR0
;
662 sa1100_ports
[idx
].port
.mapbase
= _Ser1UTCR0
;
663 sa1100_ports
[idx
].port
.irq
= IRQ_Ser1UART
;
664 sa1100_ports
[idx
].port
.flags
= UPF_BOOT_AUTOCONF
;
668 sa1100_ports
[idx
].port
.membase
= (void __iomem
*)&Ser2UTCR0
;
669 sa1100_ports
[idx
].port
.mapbase
= _Ser2UTCR0
;
670 sa1100_ports
[idx
].port
.irq
= IRQ_Ser2ICP
;
671 sa1100_ports
[idx
].port
.flags
= UPF_BOOT_AUTOCONF
;
675 sa1100_ports
[idx
].port
.membase
= (void __iomem
*)&Ser3UTCR0
;
676 sa1100_ports
[idx
].port
.mapbase
= _Ser3UTCR0
;
677 sa1100_ports
[idx
].port
.irq
= IRQ_Ser3UART
;
678 sa1100_ports
[idx
].port
.flags
= UPF_BOOT_AUTOCONF
;
682 printk(KERN_ERR
"%s: bad port number %d\n", __func__
, port
);
687 #ifdef CONFIG_SERIAL_SA1100_CONSOLE
688 static void sa1100_console_putchar(struct uart_port
*port
, int ch
)
690 struct sa1100_port
*sport
= (struct sa1100_port
*)port
;
692 while (!(UART_GET_UTSR1(sport
) & UTSR1_TNF
))
694 UART_PUT_CHAR(sport
, ch
);
698 * Interrupts are disabled on entering
701 sa1100_console_write(struct console
*co
, const char *s
, unsigned int count
)
703 struct sa1100_port
*sport
= &sa1100_ports
[co
->index
];
704 unsigned int old_utcr3
, status
;
707 * First, save UTCR3 and then disable interrupts
709 old_utcr3
= UART_GET_UTCR3(sport
);
710 UART_PUT_UTCR3(sport
, (old_utcr3
& ~(UTCR3_RIE
| UTCR3_TIE
)) |
713 uart_console_write(&sport
->port
, s
, count
, sa1100_console_putchar
);
716 * Finally, wait for transmitter to become empty
720 status
= UART_GET_UTSR1(sport
);
721 } while (status
& UTSR1_TBY
);
722 UART_PUT_UTCR3(sport
, old_utcr3
);
726 * If the port was already initialised (eg, by a boot loader),
727 * try to determine the current setup.
730 sa1100_console_get_options(struct sa1100_port
*sport
, int *baud
,
731 int *parity
, int *bits
)
735 utcr3
= UART_GET_UTCR3(sport
) & (UTCR3_RXE
| UTCR3_TXE
);
736 if (utcr3
== (UTCR3_RXE
| UTCR3_TXE
)) {
737 /* ok, the port was enabled */
738 unsigned int utcr0
, quot
;
740 utcr0
= UART_GET_UTCR0(sport
);
743 if (utcr0
& UTCR0_PE
) {
744 if (utcr0
& UTCR0_OES
)
750 if (utcr0
& UTCR0_DSS
)
755 quot
= UART_GET_UTCR2(sport
) | UART_GET_UTCR1(sport
) << 8;
757 *baud
= sport
->port
.uartclk
/ (16 * (quot
+ 1));
762 sa1100_console_setup(struct console
*co
, char *options
)
764 struct sa1100_port
*sport
;
771 * Check whether an invalid uart number has been specified, and
772 * if so, search for the first available port that does have
775 if (co
->index
== -1 || co
->index
>= NR_PORTS
)
777 sport
= &sa1100_ports
[co
->index
];
780 uart_parse_options(options
, &baud
, &parity
, &bits
, &flow
);
782 sa1100_console_get_options(sport
, &baud
, &parity
, &bits
);
784 return uart_set_options(&sport
->port
, co
, baud
, parity
, bits
, flow
);
787 static struct uart_driver sa1100_reg
;
788 static struct console sa1100_console
= {
790 .write
= sa1100_console_write
,
791 .device
= uart_console_device
,
792 .setup
= sa1100_console_setup
,
793 .flags
= CON_PRINTBUFFER
,
798 static int __init
sa1100_rs_console_init(void)
801 register_console(&sa1100_console
);
804 console_initcall(sa1100_rs_console_init
);
806 #define SA1100_CONSOLE &sa1100_console
808 #define SA1100_CONSOLE NULL
811 static struct uart_driver sa1100_reg
= {
812 .owner
= THIS_MODULE
,
813 .driver_name
= "ttySA",
815 .major
= SERIAL_SA1100_MAJOR
,
816 .minor
= MINOR_START
,
818 .cons
= SA1100_CONSOLE
,
821 static int sa1100_serial_suspend(struct platform_device
*dev
, pm_message_t state
)
823 struct sa1100_port
*sport
= platform_get_drvdata(dev
);
826 uart_suspend_port(&sa1100_reg
, &sport
->port
);
831 static int sa1100_serial_resume(struct platform_device
*dev
)
833 struct sa1100_port
*sport
= platform_get_drvdata(dev
);
836 uart_resume_port(&sa1100_reg
, &sport
->port
);
841 static int sa1100_serial_probe(struct platform_device
*dev
)
843 struct resource
*res
= dev
->resource
;
846 for (i
= 0; i
< dev
->num_resources
; i
++, res
++)
847 if (res
->flags
& IORESOURCE_MEM
)
850 if (i
< dev
->num_resources
) {
851 for (i
= 0; i
< NR_PORTS
; i
++) {
852 if (sa1100_ports
[i
].port
.mapbase
!= res
->start
)
855 sa1100_ports
[i
].port
.dev
= &dev
->dev
;
856 uart_add_one_port(&sa1100_reg
, &sa1100_ports
[i
].port
);
857 platform_set_drvdata(dev
, &sa1100_ports
[i
]);
865 static int sa1100_serial_remove(struct platform_device
*pdev
)
867 struct sa1100_port
*sport
= platform_get_drvdata(pdev
);
869 platform_set_drvdata(pdev
, NULL
);
872 uart_remove_one_port(&sa1100_reg
, &sport
->port
);
877 static struct platform_driver sa11x0_serial_driver
= {
878 .probe
= sa1100_serial_probe
,
879 .remove
= sa1100_serial_remove
,
880 .suspend
= sa1100_serial_suspend
,
881 .resume
= sa1100_serial_resume
,
883 .name
= "sa11x0-uart",
884 .owner
= THIS_MODULE
,
888 static int __init
sa1100_serial_init(void)
892 printk(KERN_INFO
"Serial: SA11x0 driver\n");
896 ret
= uart_register_driver(&sa1100_reg
);
898 ret
= platform_driver_register(&sa11x0_serial_driver
);
900 uart_unregister_driver(&sa1100_reg
);
905 static void __exit
sa1100_serial_exit(void)
907 platform_driver_unregister(&sa11x0_serial_driver
);
908 uart_unregister_driver(&sa1100_reg
);
911 module_init(sa1100_serial_init
);
912 module_exit(sa1100_serial_exit
);
914 MODULE_AUTHOR("Deep Blue Solutions Ltd");
915 MODULE_DESCRIPTION("SA1100 generic serial port driver");
916 MODULE_LICENSE("GPL");
917 MODULE_ALIAS_CHARDEV_MAJOR(SERIAL_SA1100_MAJOR
);
918 MODULE_ALIAS("platform:sa11x0-uart");