arch/arm/mach-omap2/pm24xx.c

   1 /*
   2  * OMAP2 Power Management Routines
   3  *
   4  * Copyright (C) 2005 Texas Instruments, Inc.
   5  * Copyright (C) 2006-2008 Nokia Corporation
   6  *
   7  * Written by:
   8  * Richard Woodruff <r-woodruff2@ti.com>
   9  * Tony Lindgren
  10  * Juha Yrjola
  11  * Amit Kucheria <amit.kucheria@nokia.com>
  12  * Igor Stoppa <igor.stoppa@nokia.com>
  13  *
  14  * Based on pm.c for omap1
  15  *
  16  * This program is free software; you can redistribute it and/or modify
  17  * it under the terms of the GNU General Public License version 2 as
  18  * published by the Free Software Foundation.
  19  */
  20
  21 #include <linux/suspend.h>
  22 #include <linux/sched.h>
  23 #include <linux/proc_fs.h>
  24 #include <linux/interrupt.h>
  25 #include <linux/sysfs.h>
  26 #include <linux/module.h>
  27 #include <linux/delay.h>
  28 #include <linux/clk.h>
  29 #include <linux/io.h>
  30 #include <linux/irq.h>
  31 #include <linux/time.h>
  32 #include <linux/gpio.h>
  33
  34 #include <asm/mach/time.h>
  35 #include <asm/mach/irq.h>
  36 #include <asm/mach-types.h>
  37
  38 #include <mach/irqs.h>
  39 #include <plat/clock.h>
  40 #include <plat/sram.h>
  41 #include <plat/dma.h>
  42 #include <plat/board.h>
  43
  44 #include "prm.h"
  45 #include "prm-regbits-24xx.h"
  46 #include "cm.h"
  47 #include "cm-regbits-24xx.h"
  48 #include "sdrc.h"
  49 #include "pm.h"
  50 #include "control.h"
  51
  52 #include <plat/powerdomain.h>
  53 #include <plat/clockdomain.h>
  54
  55 static void (*omap2_sram_idle)(void);
  56 static void (*omap2_sram_suspend)(u32 dllctrl, void __iomem *sdrc_dlla_ctrl,
  57                                   void __iomem *sdrc_power);
  58
  59 static struct powerdomain *mpu_pwrdm, *core_pwrdm;
  60 static struct clockdomain *dsp_clkdm, *mpu_clkdm, *wkup_clkdm, *gfx_clkdm;
  61
  62 static struct clk *osc_ck, *emul_ck;
  63
  64 static int omap2_fclks_active(void)
  65 {
  66         u32 f1, f2;
  67
  68         f1 = cm_read_mod_reg(CORE_MOD, CM_FCLKEN1);
  69         f2 = cm_read_mod_reg(CORE_MOD, OMAP24XX_CM_FCLKEN2);
  70
  71         /* Ignore UART clocks.  These are handled by UART core (serial.c) */
  72         f1 &= ~(OMAP24XX_EN_UART1_MASK | OMAP24XX_EN_UART2_MASK);
  73         f2 &= ~OMAP24XX_EN_UART3_MASK;
  74
  75         if (f1 | f2)
  76                 return 1;
  77         return 0;
  78 }
  79
  80 static void omap2_enter_full_retention(void)
  81 {
  82         u32 l;
  83         struct timespec ts_preidle, ts_postidle, ts_idle;
  84
  85         /* There is 1 reference hold for all children of the oscillator
  86          * clock, the following will remove it. If no one else uses the
  87          * oscillator itself it will be disabled if/when we enter retention
  88          * mode.
  89          */
  90         clk_disable(osc_ck);
  91
  92         /* Clear old wake-up events */
  93         /* REVISIT: These write to reserved bits? */
  94         prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1);
  95         prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2);
  96         prm_write_mod_reg(0xffffffff, WKUP_MOD, PM_WKST);
  97
  98         /*
  99          * Set MPU powerdomain's next power state to RETENTION;
 100          * preserve logic state during retention
 101          */
 102         pwrdm_set_logic_retst(mpu_pwrdm, PWRDM_POWER_RET);
 103         pwrdm_set_next_pwrst(mpu_pwrdm, PWRDM_POWER_RET);
 104
 105         /* Workaround to kill USB */
 106         l = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0) | OMAP24XX_USBSTANDBYCTRL;
 107         omap_ctrl_writel(l, OMAP2_CONTROL_DEVCONF0);
 108
 109         omap2_gpio_prepare_for_idle(PWRDM_POWER_RET);
 110
 111         if (omap2_pm_debug) {
 112                 omap2_pm_dump(0, 0, 0);
 113                 getnstimeofday(&ts_preidle);
 114         }
 115
 116         /* One last check for pending IRQs to avoid extra latency due
 117          * to sleeping unnecessarily. */
 118         if (omap_irq_pending())
 119                 goto no_sleep;
 120
 121         omap_uart_prepare_idle(0);
 122         omap_uart_prepare_idle(1);
 123         omap_uart_prepare_idle(2);
 124
 125         /* Jump to SRAM suspend code */
 126         omap2_sram_suspend(sdrc_read_reg(SDRC_DLLA_CTRL),
 127                            OMAP_SDRC_REGADDR(SDRC_DLLA_CTRL),
 128                            OMAP_SDRC_REGADDR(SDRC_POWER));
 129
 130         omap_uart_resume_idle(2);
 131         omap_uart_resume_idle(1);
 132         omap_uart_resume_idle(0);
 133
 134 no_sleep:
 135         if (omap2_pm_debug) {
 136                 unsigned long long tmp;
 137
 138                 getnstimeofday(&ts_postidle);
 139                 ts_idle = timespec_sub(ts_postidle, ts_preidle);
 140                 tmp = timespec_to_ns(&ts_idle) * NSEC_PER_USEC;
 141                 omap2_pm_dump(0, 1, tmp);
 142         }
 143         omap2_gpio_resume_after_idle();
 144
 145         clk_enable(osc_ck);
 146
 147         /* clear CORE wake-up events */
 148         prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1);
 149         prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2);
 150
 151         /* wakeup domain events - bit 1: GPT1, bit5 GPIO */
 152         prm_clear_mod_reg_bits(0x4 | 0x1, WKUP_MOD, PM_WKST);
 153
 154         /* MPU domain wake events */
 155         l = prm_read_mod_reg(OCP_MOD, OMAP2_PRCM_IRQSTATUS_MPU_OFFSET);
 156         if (l & 0x01)
 157                 prm_write_mod_reg(0x01, OCP_MOD,
 158                                   OMAP2_PRCM_IRQSTATUS_MPU_OFFSET);
 159         if (l & 0x20)
 160                 prm_write_mod_reg(0x20, OCP_MOD,
 161                                   OMAP2_PRCM_IRQSTATUS_MPU_OFFSET);
 162
 163         /* Mask future PRCM-to-MPU interrupts */
 164         prm_write_mod_reg(0x0, OCP_MOD, OMAP2_PRCM_IRQSTATUS_MPU_OFFSET);
 165 }
 166
 167 static int omap2_i2c_active(void)
 168 {
 169         u32 l;
 170
 171         l = cm_read_mod_reg(CORE_MOD, CM_FCLKEN1);
 172         return l & (OMAP2420_EN_I2C2_MASK | OMAP2420_EN_I2C1_MASK);
 173 }
 174
 175 static int sti_console_enabled;
 176
 177 static int omap2_allow_mpu_retention(void)
 178 {
 179         u32 l;
 180
 181         /* Check for MMC, UART2, UART1, McSPI2, McSPI1 and DSS1. */
 182         l = cm_read_mod_reg(CORE_MOD, CM_FCLKEN1);
 183         if (l & (OMAP2420_EN_MMC_MASK | OMAP24XX_EN_UART2_MASK |
 184                  OMAP24XX_EN_UART1_MASK | OMAP24XX_EN_MCSPI2_MASK |
 185                  OMAP24XX_EN_MCSPI1_MASK | OMAP24XX_EN_DSS1_MASK))
 186                 return 0;
 187         /* Check for UART3. */
 188         l = cm_read_mod_reg(CORE_MOD, OMAP24XX_CM_FCLKEN2);
 189         if (l & OMAP24XX_EN_UART3_MASK)
 190                 return 0;
 191         if (sti_console_enabled)
 192                 return 0;
 193
 194         return 1;
 195 }
 196
 197 static void omap2_enter_mpu_retention(void)
 198 {
 199         int only_idle = 0;
 200         struct timespec ts_preidle, ts_postidle, ts_idle;
 201
 202         /* Putting MPU into the WFI state while a transfer is active
 203          * seems to cause the I2C block to timeout. Why? Good question. */
 204         if (omap2_i2c_active())
 205                 return;
 206
 207         /* The peripherals seem not to be able to wake up the MPU when
 208          * it is in retention mode. */
 209         if (omap2_allow_mpu_retention()) {
 210                 /* REVISIT: These write to reserved bits? */
 211                 prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1);
 212                 prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2);
 213                 prm_write_mod_reg(0xffffffff, WKUP_MOD, PM_WKST);
 214
 215                 /* Try to enter MPU retention */
 216                 prm_write_mod_reg((0x01 << OMAP_POWERSTATE_SHIFT) |
 217                                   OMAP_LOGICRETSTATE_MASK,
 218                                   MPU_MOD, OMAP2_PM_PWSTCTRL);
 219         } else {
 220                 /* Block MPU retention */
 221
 222                 prm_write_mod_reg(OMAP_LOGICRETSTATE_MASK, MPU_MOD,
 223                                                  OMAP2_PM_PWSTCTRL);
 224                 only_idle = 1;
 225         }
 226
 227         if (omap2_pm_debug) {
 228                 omap2_pm_dump(only_idle ? 2 : 1, 0, 0);
 229                 getnstimeofday(&ts_preidle);
 230         }
 231
 232         omap2_sram_idle();
 233
 234         if (omap2_pm_debug) {
 235                 unsigned long long tmp;
 236
 237                 getnstimeofday(&ts_postidle);
 238                 ts_idle = timespec_sub(ts_postidle, ts_preidle);
 239                 tmp = timespec_to_ns(&ts_idle) * NSEC_PER_USEC;
 240                 omap2_pm_dump(only_idle ? 2 : 1, 1, tmp);
 241         }
 242 }
 243
 244 static int omap2_can_sleep(void)
 245 {
 246         if (omap2_fclks_active())
 247                 return 0;
 248         if (!omap_uart_can_sleep())
 249                 return 0;
 250         if (osc_ck->usecount > 1)
 251                 return 0;
 252         if (omap_dma_running())
 253                 return 0;
 254
 255         return 1;
 256 }
 257
 258 static void omap2_pm_idle(void)
 259 {
 260         local_irq_disable();
 261         local_fiq_disable();
 262
 263         if (!omap2_can_sleep()) {
 264                 if (omap_irq_pending())
 265                         goto out;
 266                 omap2_enter_mpu_retention();
 267                 goto out;
 268         }
 269
 270         if (omap_irq_pending())
 271                 goto out;
 272
 273         omap2_enter_full_retention();
 274
 275 out:
 276         local_fiq_enable();
 277         local_irq_enable();
 278 }
 279
 280 static int omap2_pm_prepare(void)
 281 {
 282         /* We cannot sleep in idle until we have resumed */
 283         disable_hlt();
 284         return 0;
 285 }
 286
 287 static int omap2_pm_suspend(void)
 288 {
 289         u32 wken_wkup, mir1;
 290
 291         wken_wkup = prm_read_mod_reg(WKUP_MOD, PM_WKEN);
 292         wken_wkup &= ~OMAP24XX_EN_GPT1_MASK;
 293         prm_write_mod_reg(wken_wkup, WKUP_MOD, PM_WKEN);
 294
 295         /* Mask GPT1 */
 296         mir1 = omap_readl(0x480fe0a4);
 297         omap_writel(1 << 5, 0x480fe0ac);
 298
 299         omap_uart_prepare_suspend();
 300         omap2_enter_full_retention();
 301
 302         omap_writel(mir1, 0x480fe0a4);
 303         prm_write_mod_reg(wken_wkup, WKUP_MOD, PM_WKEN);
 304
 305         return 0;
 306 }
 307
 308 static int omap2_pm_enter(suspend_state_t state)
 309 {
 310         int ret = 0;
 311
 312         switch (state) {
 313         case PM_SUSPEND_STANDBY:
 314         case PM_SUSPEND_MEM:
 315                 ret = omap2_pm_suspend();
 316                 break;
 317         default:
 318                 ret = -EINVAL;
 319         }
 320
 321         return ret;
 322 }
 323
 324 static void omap2_pm_finish(void)
 325 {
 326         enable_hlt();
 327 }
 328
 329 static struct platform_suspend_ops omap_pm_ops = {
 330         .prepare        = omap2_pm_prepare,
 331         .enter          = omap2_pm_enter,
 332         .finish         = omap2_pm_finish,
 333         .valid          = suspend_valid_only_mem,
 334 };
 335
 336 /* XXX This function should be shareable between OMAP2xxx and OMAP3 */
 337 static int __init clkdms_setup(struct clockdomain *clkdm, void *unused)
 338 {
 339         clkdm_clear_all_wkdeps(clkdm);
 340         clkdm_clear_all_sleepdeps(clkdm);
 341
 342         if (clkdm->flags & CLKDM_CAN_ENABLE_AUTO)
 343                 omap2_clkdm_allow_idle(clkdm);
 344         else if (clkdm->flags & CLKDM_CAN_FORCE_SLEEP &&
 345                  atomic_read(&clkdm->usecount) == 0)
 346                 omap2_clkdm_sleep(clkdm);
 347         return 0;
 348 }
 349
 350 static void __init prcm_setup_regs(void)
 351 {
 352         int i, num_mem_banks;
 353         struct powerdomain *pwrdm;
 354
 355         /* Enable autoidle */
 356         prm_write_mod_reg(OMAP24XX_AUTOIDLE_MASK, OCP_MOD,
 357                           OMAP2_PRCM_SYSCONFIG_OFFSET);
 358
 359         /*
 360          * Set CORE powerdomain memory banks to retain their contents
 361          * during RETENTION
 362          */
 363         num_mem_banks = pwrdm_get_mem_bank_count(core_pwrdm);
 364         for (i = 0; i < num_mem_banks; i++)
 365                 pwrdm_set_mem_retst(core_pwrdm, i, PWRDM_POWER_RET);
 366
 367         /* Set CORE powerdomain's next power state to RETENTION */
 368         pwrdm_set_next_pwrst(core_pwrdm, PWRDM_POWER_RET);
 369
 370         /*
 371          * Set MPU powerdomain's next power state to RETENTION;
 372          * preserve logic state during retention
 373          */
 374         pwrdm_set_logic_retst(mpu_pwrdm, PWRDM_POWER_RET);
 375         pwrdm_set_next_pwrst(mpu_pwrdm, PWRDM_POWER_RET);
 376
 377         /* Force-power down DSP, GFX powerdomains */
 378
 379         pwrdm = clkdm_get_pwrdm(dsp_clkdm);
 380         pwrdm_set_next_pwrst(pwrdm, PWRDM_POWER_OFF);
 381         omap2_clkdm_sleep(dsp_clkdm);
 382
 383         pwrdm = clkdm_get_pwrdm(gfx_clkdm);
 384         pwrdm_set_next_pwrst(pwrdm, PWRDM_POWER_OFF);
 385         omap2_clkdm_sleep(gfx_clkdm);
 386
 387         /*
 388          * Clear clockdomain wakeup dependencies and enable
 389          * hardware-supervised idle for all clkdms
 390          */
 391         clkdm_for_each(clkdms_setup, NULL);
 392         clkdm_add_wkdep(mpu_clkdm, wkup_clkdm);
 393
 394         /* Enable clock autoidle for all domains */
 395         cm_write_mod_reg(OMAP24XX_AUTO_CAM_MASK |
 396                          OMAP24XX_AUTO_MAILBOXES_MASK |
 397                          OMAP24XX_AUTO_WDT4_MASK |
 398                          OMAP2420_AUTO_WDT3_MASK |
 399                          OMAP24XX_AUTO_MSPRO_MASK |
 400                          OMAP2420_AUTO_MMC_MASK |
 401                          OMAP24XX_AUTO_FAC_MASK |
 402                          OMAP2420_AUTO_EAC_MASK |
 403                          OMAP24XX_AUTO_HDQ_MASK |
 404                          OMAP24XX_AUTO_UART2_MASK |
 405                          OMAP24XX_AUTO_UART1_MASK |
 406                          OMAP24XX_AUTO_I2C2_MASK |
 407                          OMAP24XX_AUTO_I2C1_MASK |
 408                          OMAP24XX_AUTO_MCSPI2_MASK |
 409                          OMAP24XX_AUTO_MCSPI1_MASK |
 410                          OMAP24XX_AUTO_MCBSP2_MASK |
 411                          OMAP24XX_AUTO_MCBSP1_MASK |
 412                          OMAP24XX_AUTO_GPT12_MASK |
 413                          OMAP24XX_AUTO_GPT11_MASK |
 414                          OMAP24XX_AUTO_GPT10_MASK |
 415                          OMAP24XX_AUTO_GPT9_MASK |
 416                          OMAP24XX_AUTO_GPT8_MASK |
 417                          OMAP24XX_AUTO_GPT7_MASK |
 418                          OMAP24XX_AUTO_GPT6_MASK |
 419                          OMAP24XX_AUTO_GPT5_MASK |
 420                          OMAP24XX_AUTO_GPT4_MASK |
 421                          OMAP24XX_AUTO_GPT3_MASK |
 422                          OMAP24XX_AUTO_GPT2_MASK |
 423                          OMAP2420_AUTO_VLYNQ_MASK |
 424                          OMAP24XX_AUTO_DSS_MASK,
 425                          CORE_MOD, CM_AUTOIDLE1);
 426         cm_write_mod_reg(OMAP24XX_AUTO_UART3_MASK |
 427                          OMAP24XX_AUTO_SSI_MASK |
 428                          OMAP24XX_AUTO_USB_MASK,
 429                          CORE_MOD, CM_AUTOIDLE2);
 430         cm_write_mod_reg(OMAP24XX_AUTO_SDRC_MASK |
 431                          OMAP24XX_AUTO_GPMC_MASK |
 432                          OMAP24XX_AUTO_SDMA_MASK,
 433                          CORE_MOD, CM_AUTOIDLE3);
 434         cm_write_mod_reg(OMAP24XX_AUTO_PKA_MASK |
 435                          OMAP24XX_AUTO_AES_MASK |
 436                          OMAP24XX_AUTO_RNG_MASK |
 437                          OMAP24XX_AUTO_SHA_MASK |
 438                          OMAP24XX_AUTO_DES_MASK,
 439                          CORE_MOD, OMAP24XX_CM_AUTOIDLE4);
 440
 441         cm_write_mod_reg(OMAP2420_AUTO_DSP_IPI_MASK, OMAP24XX_DSP_MOD,
 442                          CM_AUTOIDLE);
 443
 444         /* Put DPLL and both APLLs into autoidle mode */
 445         cm_write_mod_reg((0x03 << OMAP24XX_AUTO_DPLL_SHIFT) |
 446                          (0x03 << OMAP24XX_AUTO_96M_SHIFT) |
 447                          (0x03 << OMAP24XX_AUTO_54M_SHIFT),
 448                          PLL_MOD, CM_AUTOIDLE);
 449
 450         cm_write_mod_reg(OMAP24XX_AUTO_OMAPCTRL_MASK |
 451                          OMAP24XX_AUTO_WDT1_MASK |
 452                          OMAP24XX_AUTO_MPU_WDT_MASK |
 453                          OMAP24XX_AUTO_GPIOS_MASK |
 454                          OMAP24XX_AUTO_32KSYNC_MASK |
 455                          OMAP24XX_AUTO_GPT1_MASK,
 456                          WKUP_MOD, CM_AUTOIDLE);
 457
 458         /* REVISIT: Configure number of 32 kHz clock cycles for sys_clk
 459          * stabilisation */
 460         prm_write_mod_reg(15 << OMAP_SETUP_TIME_SHIFT, OMAP24XX_GR_MOD,
 461                           OMAP2_PRCM_CLKSSETUP_OFFSET);
 462
 463         /* Configure automatic voltage transition */
 464         prm_write_mod_reg(2 << OMAP_SETUP_TIME_SHIFT, OMAP24XX_GR_MOD,
 465                           OMAP2_PRCM_VOLTSETUP_OFFSET);
 466         prm_write_mod_reg(OMAP24XX_AUTO_EXTVOLT_MASK |
 467                           (0x1 << OMAP24XX_SETOFF_LEVEL_SHIFT) |
 468                           OMAP24XX_MEMRETCTRL_MASK |
 469                           (0x1 << OMAP24XX_SETRET_LEVEL_SHIFT) |
 470                           (0x0 << OMAP24XX_VOLT_LEVEL_SHIFT),
 471                           OMAP24XX_GR_MOD, OMAP2_PRCM_VOLTCTRL_OFFSET);
 472
 473         /* Enable wake-up events */
 474         prm_write_mod_reg(OMAP24XX_EN_GPIOS_MASK | OMAP24XX_EN_GPT1_MASK,
 475                           WKUP_MOD, PM_WKEN);
 476 }
 477
 478 static int __init omap2_pm_init(void)
 479 {
 480         u32 l;
 481
 482         if (!cpu_is_omap24xx())
 483                 return -ENODEV;
 484
 485         printk(KERN_INFO "Power Management for OMAP2 initializing\n");
 486         l = prm_read_mod_reg(OCP_MOD, OMAP2_PRCM_REVISION_OFFSET);
 487         printk(KERN_INFO "PRCM revision %d.%d\n", (l >> 4) & 0x0f, l & 0x0f);
 488
 489         /* Look up important powerdomains */
 490
 491         mpu_pwrdm = pwrdm_lookup("mpu_pwrdm");
 492         if (!mpu_pwrdm)
 493                 pr_err("PM: mpu_pwrdm not found\n");
 494
 495         core_pwrdm = pwrdm_lookup("core_pwrdm");
 496         if (!core_pwrdm)
 497                 pr_err("PM: core_pwrdm not found\n");
 498
 499         /* Look up important clockdomains */
 500
 501         mpu_clkdm = clkdm_lookup("mpu_clkdm");
 502         if (!mpu_clkdm)
 503                 pr_err("PM: mpu_clkdm not found\n");
 504
 505         wkup_clkdm = clkdm_lookup("wkup_clkdm");
 506         if (!wkup_clkdm)
 507                 pr_err("PM: wkup_clkdm not found\n");
 508
 509         dsp_clkdm = clkdm_lookup("dsp_clkdm");
 510         if (!dsp_clkdm)
 511                 pr_err("PM: dsp_clkdm not found\n");
 512
 513         gfx_clkdm = clkdm_lookup("gfx_clkdm");
 514         if (!gfx_clkdm)
 515                 pr_err("PM: gfx_clkdm not found\n");
 516
 517
 518         osc_ck = clk_get(NULL, "osc_ck");
 519         if (IS_ERR(osc_ck)) {
 520                 printk(KERN_ERR "could not get osc_ck\n");
 521                 return -ENODEV;
 522         }
 523
 524         if (cpu_is_omap242x()) {
 525                 emul_ck = clk_get(NULL, "emul_ck");
 526                 if (IS_ERR(emul_ck)) {
 527                         printk(KERN_ERR "could not get emul_ck\n");
 528                         clk_put(osc_ck);
 529                         return -ENODEV;
 530                 }
 531         }
 532
 533         prcm_setup_regs();
 534
 535         /* Hack to prevent MPU retention when STI console is enabled. */
 536         {
 537                 const struct omap_sti_console_config *sti;
 538
 539                 sti = omap_get_config(OMAP_TAG_STI_CONSOLE,
 540                                       struct omap_sti_console_config);
 541                 if (sti != NULL && sti->enable)
 542                         sti_console_enabled = 1;
 543         }
 544
 545         /*
 546          * We copy the assembler sleep/wakeup routines to SRAM.
 547          * These routines need to be in SRAM as that's the only
 548          * memory the MPU can see when it wakes up.
 549          */
 550         if (cpu_is_omap24xx()) {
 551                 omap2_sram_idle = omap_sram_push(omap24xx_idle_loop_suspend,
 552                                                  omap24xx_idle_loop_suspend_sz);
 553
 554                 omap2_sram_suspend = omap_sram_push(omap24xx_cpu_suspend,
 555                                                     omap24xx_cpu_suspend_sz);
 556         }
 557
 558         suspend_set_ops(&omap_pm_ops);
 559         pm_idle = omap2_pm_idle;
 560
 561         return 0;
 562 }
 563
 564 late_initcall(omap2_pm_init);