include/asm-x86_64/tlbflush.h

   1 #ifndef _X8664_TLBFLUSH_H
   2 #define _X8664_TLBFLUSH_H
   3
   4 #include <linux/mm.h>
   5 #include <linux/sched.h>
   6 #include <asm/processor.h>
   7 #include <asm/system.h>
   8
   9 static inline void __flush_tlb(void)
  10 {
  11         write_cr3(read_cr3());
  12 }
  13
  14 static inline void __flush_tlb_all(void)
  15 {
  16         unsigned long cr4 = read_cr4();
  17         write_cr4(cr4 & ~X86_CR4_PGE);  /* clear PGE */
  18         write_cr4(cr4);                 /* write old PGE again and flush TLBs */
  19 }
  20
  21 #define __flush_tlb_one(addr) \
  22         __asm__ __volatile__("invlpg (%0)" :: "r" (addr) : "memory")
  23
  24
  25 /*
  26  * TLB flushing:
  27  *
  28  *  - flush_tlb() flushes the current mm struct TLBs
  29  *  - flush_tlb_all() flushes all processes TLBs
  30  *  - flush_tlb_mm(mm) flushes the specified mm context TLB's
  31  *  - flush_tlb_page(vma, vmaddr) flushes one page
  32  *  - flush_tlb_range(vma, start, end) flushes a range of pages
  33  *  - flush_tlb_kernel_range(start, end) flushes a range of kernel pages
  34  *  - flush_tlb_pgtables(mm, start, end) flushes a range of page tables
  35  *
  36  * x86-64 can only flush individual pages or full VMs. For a range flush
  37  * we always do the full VM. Might be worth trying if for a small
  38  * range a few INVLPGs in a row are a win.
  39  */
  40
  41 #ifndef CONFIG_SMP
  42
  43 #define flush_tlb() __flush_tlb()
  44 #define flush_tlb_all() __flush_tlb_all()
  45 #define local_flush_tlb() __flush_tlb()
  46
  47 static inline void flush_tlb_mm(struct mm_struct *mm)
  48 {
  49         if (mm == current->active_mm)
  50                 __flush_tlb();
  51 }
  52
  53 static inline void flush_tlb_page(struct vm_area_struct *vma,
  54         unsigned long addr)
  55 {
  56         if (vma->vm_mm == current->active_mm)
  57                 __flush_tlb_one(addr);
  58 }
  59
  60 static inline void flush_tlb_range(struct vm_area_struct *vma,
  61         unsigned long start, unsigned long end)
  62 {
  63         if (vma->vm_mm == current->active_mm)
  64                 __flush_tlb();
  65 }
  66
  67 #else
  68
  69 #include <asm/smp.h>
  70
  71 #define local_flush_tlb() \
  72         __flush_tlb()
  73
  74 extern void flush_tlb_all(void);
  75 extern void flush_tlb_current_task(void);
  76 extern void flush_tlb_mm(struct mm_struct *);
  77 extern void flush_tlb_page(struct vm_area_struct *, unsigned long);
  78
  79 #define flush_tlb()     flush_tlb_current_task()
  80
  81 static inline void flush_tlb_range(struct vm_area_struct * vma, unsigned long start, unsigned long end)
  82 {
  83         flush_tlb_mm(vma->vm_mm);
  84 }
  85
  86 #define TLBSTATE_OK     1
  87 #define TLBSTATE_LAZY   2
  88
  89 /* Roughly an IPI every 20MB with 4k pages for freeing page table
  90    ranges. Cost is about 42k of memory for each CPU. */
  91 #define ARCH_FREE_PTE_NR 5350
  92
  93 #endif
  94
  95 static inline void flush_tlb_kernel_range(unsigned long start,
  96                                         unsigned long end)
  97 {
  98         flush_tlb_all();
  99 }
 100
 101 static inline void flush_tlb_pgtables(struct mm_struct *mm,
 102                                       unsigned long start, unsigned long end)
 103 {
 104         /* x86_64 does not keep any page table caches in a software TLB.
 105            The CPUs do in their hardware TLBs, but they are handled
 106            by the normal TLB flushing algorithms. */
 107 }
 108
 109 #endif /* _X8664_TLBFLUSH_H */