1 /* $Id: processor.h,v 1.83 2002/02/10 06:04:33 davem Exp $
2 * include/asm-sparc64/processor.h
4 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
7 #ifndef __ASM_SPARC64_PROCESSOR_H
8 #define __ASM_SPARC64_PROCESSOR_H
11 * Sparc64 implementation of macro that returns current
12 * instruction pointer ("program counter").
14 #define current_text_addr() ({ void *pc; __asm__("rd %%pc, %0" : "=r" (pc)); pc; })
16 #include <linux/config.h>
18 #include <asm/a.out.h>
19 #include <asm/pstate.h>
20 #include <asm/ptrace.h>
23 /* The sparc has no problems with write protection */
25 #define wp_works_ok__is_a_macro /* for versions in ksyms.c */
28 * User lives in his very own context, and cannot reference us. Note
29 * that TASK_SIZE is a misnomer, it really gives maximum user virtual
30 * address that the kernel will allocate out.
34 #define VPTE_SIZE (1UL << (VA_BITS - PAGE_SHIFT + 3))
36 #define VPTE_SIZE (1 << (VA_BITS - PAGE_SHIFT + 3))
38 #define TASK_SIZE ((unsigned long)-VPTE_SIZE)
41 * The vpte base must be able to hold the entire vpte, half
42 * of which lives above, and half below, the base. And it
43 * is placed as close to the highest address range as possible.
45 #define VPTE_BASE_SPITFIRE (-(VPTE_SIZE/2))
47 #define VPTE_BASE_CHEETAH VPTE_BASE_SPITFIRE
49 #define VPTE_BASE_CHEETAH 0xffe0000000000000
58 /* The Sparc processor specific thread struct. */
59 /* XXX This should die, everything can go into thread_info now. */
60 struct thread_struct
{
61 #ifdef CONFIG_DEBUG_SPINLOCK
62 /* How many spinlocks held by this thread.
63 * Used with spin lock debugging to catch tasks
64 * sleeping illegally with locks held.
67 unsigned int smp_lock_pc
;
69 int dummy
; /* f'in gcc bug... */
73 #endif /* !(__ASSEMBLY__) */
75 #ifndef CONFIG_DEBUG_SPINLOCK
76 #define INIT_THREAD { \
79 #else /* CONFIG_DEBUG_SPINLOCK */
80 #define INIT_THREAD { \
81 /* smp_lock_count, smp_lock_pc, */ \
84 #endif /* !(CONFIG_DEBUG_SPINLOCK) */
88 #include <linux/types.h>
90 /* Return saved PC of a blocked thread. */
92 extern unsigned long thread_saved_pc(struct task_struct
*);
94 /* On Uniprocessor, even in RMO processes see TSO semantics */
96 #define TSTATE_INITIAL_MM TSTATE_TSO
98 #define TSTATE_INITIAL_MM TSTATE_RMO
101 /* Do necessary setup to start up a newly executed thread. */
102 #define start_thread(regs, pc, sp) \
104 regs->tstate = (regs->tstate & (TSTATE_CWP)) | (TSTATE_INITIAL_MM|TSTATE_IE) | (ASI_PNF << 24); \
105 regs->tpc = ((pc & (~3)) - 4); \
106 regs->tnpc = regs->tpc + 4; \
108 set_thread_wstate(1 << 3); \
109 if (current_thread_info()->utraps) { \
110 if (*(current_thread_info()->utraps) < 2) \
111 kfree(current_thread_info()->utraps); \
113 (*(current_thread_info()->utraps))--; \
114 current_thread_info()->utraps = NULL; \
116 __asm__ __volatile__( \
117 "stx %%g0, [%0 + %2 + 0x00]\n\t" \
118 "stx %%g0, [%0 + %2 + 0x08]\n\t" \
119 "stx %%g0, [%0 + %2 + 0x10]\n\t" \
120 "stx %%g0, [%0 + %2 + 0x18]\n\t" \
121 "stx %%g0, [%0 + %2 + 0x20]\n\t" \
122 "stx %%g0, [%0 + %2 + 0x28]\n\t" \
123 "stx %%g0, [%0 + %2 + 0x30]\n\t" \
124 "stx %%g0, [%0 + %2 + 0x38]\n\t" \
125 "stx %%g0, [%0 + %2 + 0x40]\n\t" \
126 "stx %%g0, [%0 + %2 + 0x48]\n\t" \
127 "stx %%g0, [%0 + %2 + 0x50]\n\t" \
128 "stx %%g0, [%0 + %2 + 0x58]\n\t" \
129 "stx %%g0, [%0 + %2 + 0x60]\n\t" \
130 "stx %%g0, [%0 + %2 + 0x68]\n\t" \
131 "stx %1, [%0 + %2 + 0x70]\n\t" \
132 "stx %%g0, [%0 + %2 + 0x78]\n\t" \
133 "wrpr %%g0, (1 << 3), %%wstate\n\t" \
135 : "r" (regs), "r" (sp - sizeof(struct reg_window) - STACK_BIAS), \
136 "i" ((const unsigned long)(&((struct pt_regs *)0)->u_regs[0]))); \
139 #define start_thread32(regs, pc, sp) \
141 pc &= 0x00000000ffffffffUL; \
142 sp &= 0x00000000ffffffffUL; \
144 regs->tstate = (regs->tstate & (TSTATE_CWP))|(TSTATE_INITIAL_MM|TSTATE_IE|TSTATE_AM); \
145 regs->tpc = ((pc & (~3)) - 4); \
146 regs->tnpc = regs->tpc + 4; \
148 set_thread_wstate(2 << 3); \
149 if (current_thread_info()->utraps) { \
150 if (*(current_thread_info()->utraps) < 2) \
151 kfree(current_thread_info()->utraps); \
153 (*(current_thread_info()->utraps))--; \
154 current_thread_info()->utraps = NULL; \
156 __asm__ __volatile__( \
157 "stx %%g0, [%0 + %2 + 0x00]\n\t" \
158 "stx %%g0, [%0 + %2 + 0x08]\n\t" \
159 "stx %%g0, [%0 + %2 + 0x10]\n\t" \
160 "stx %%g0, [%0 + %2 + 0x18]\n\t" \
161 "stx %%g0, [%0 + %2 + 0x20]\n\t" \
162 "stx %%g0, [%0 + %2 + 0x28]\n\t" \
163 "stx %%g0, [%0 + %2 + 0x30]\n\t" \
164 "stx %%g0, [%0 + %2 + 0x38]\n\t" \
165 "stx %%g0, [%0 + %2 + 0x40]\n\t" \
166 "stx %%g0, [%0 + %2 + 0x48]\n\t" \
167 "stx %%g0, [%0 + %2 + 0x50]\n\t" \
168 "stx %%g0, [%0 + %2 + 0x58]\n\t" \
169 "stx %%g0, [%0 + %2 + 0x60]\n\t" \
170 "stx %%g0, [%0 + %2 + 0x68]\n\t" \
171 "stx %1, [%0 + %2 + 0x70]\n\t" \
172 "stx %%g0, [%0 + %2 + 0x78]\n\t" \
173 "wrpr %%g0, (2 << 3), %%wstate\n\t" \
175 : "r" (regs), "r" (sp - sizeof(struct reg_window32)), \
176 "i" ((const unsigned long)(&((struct pt_regs *)0)->u_regs[0]))); \
179 /* Free all resources held by a thread. */
180 #define release_thread(tsk) do { } while (0)
182 /* Prepare to copy thread state - unlazy all lazy status */
183 #define prepare_to_copy(tsk) do { } while (0)
185 extern pid_t
kernel_thread(int (*fn
)(void *), void * arg
, unsigned long flags
);
187 extern unsigned long get_wchan(struct task_struct
*task
);
189 #define KSTK_EIP(tsk) ((tsk)->thread_info->kregs->tpc)
190 #define KSTK_ESP(tsk) ((tsk)->thread_info->kregs->u_regs[UREG_FP])
192 #define cpu_relax() barrier()
194 /* Prefetch support. This is tuned for UltraSPARC-III and later.
195 * UltraSPARC-I will treat these as nops, and UltraSPARC-II has
196 * a shallower prefetch queue than later chips.
198 #define ARCH_HAS_PREFETCH
199 #define ARCH_HAS_PREFETCHW
200 #define ARCH_HAS_SPINLOCK_PREFETCH
202 static inline void prefetch(const void *x
)
204 /* We do not use the read prefetch mnemonic because that
205 * prefetches into the prefetch-cache which only is accessible
206 * by floating point operations in UltraSPARC-III and later.
207 * By contrast, "#one_write" prefetches into the L2 cache
210 __asm__
__volatile__("prefetch [%0], #one_write"
215 static inline void prefetchw(const void *x
)
217 /* The most optimal prefetch to use for writes is
218 * "#n_writes". This brings the cacheline into the
219 * L2 cache in "owned" state.
221 __asm__
__volatile__("prefetch [%0], #n_writes"
226 #define spin_lock_prefetch(x) prefetchw(x)
228 #endif /* !(__ASSEMBLY__) */
230 #endif /* !(__ASM_SPARC64_PROCESSOR_H) */