include/asm-sparc/contregs.h

   1 /* $Id: contregs.h,v 1.8 2000/12/28 22:49:11 davem Exp $ */
   2 #ifndef _SPARC_CONTREGS_H
   3 #define _SPARC_CONTREGS_H
   4
   5 /* contregs.h:  Addresses of registers in the ASI_CONTROL alternate address
   6  *              space. These are for the mmu's context register, etc.
   7  *
   8  * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
   9  */
  10
  11 /* 3=sun3
  12    4=sun4 (as in sun4 sysmaint student book)
  13    c=sun4c (according to davem) */
  14
  15 #define AC_IDPROM     0x00000000    /* 34  ID PROM, R/O, byte, 32 bytes      */
  16 #define AC_PAGEMAP    0x10000000    /* 3   Pagemap R/W, long                 */
  17 #define AC_SEGMAP     0x20000000    /* 3   Segment map, byte                 */
  18 #define AC_CONTEXT    0x30000000    /* 34c current mmu-context               */
  19 #define AC_SENABLE    0x40000000    /* 34c system dvma/cache/reset enable reg*/
  20 #define AC_UDVMA_ENB  0x50000000    /* 34  Not used on Sun boards, byte      */
  21 #define AC_BUS_ERROR  0x60000000    /* 34  Not cleared on read, byte.        */
  22 #define AC_SYNC_ERR   0x60000000    /*  c fault type                         */
  23 #define AC_SYNC_VA    0x60000004    /*  c fault virtual address              */
  24 #define AC_ASYNC_ERR  0x60000008    /*  c asynchronous fault type            */
  25 #define AC_ASYNC_VA   0x6000000c    /*  c async fault virtual address        */
  26 #define AC_LEDS       0x70000000    /* 34  Zero turns on LEDs, byte          */
  27 #define AC_CACHETAGS  0x80000000    /* 34c direct access to the VAC tags     */
  28 #define AC_CACHEDDATA 0x90000000    /* 3 c direct access to the VAC data     */
  29 #define AC_UDVMA_MAP  0xD0000000    /* 4  Not used on Sun boards, byte       */
  30 #define AC_VME_VECTOR 0xE0000000    /* 4  For non-Autovector VME, byte       */
  31 #define AC_BOOT_SCC   0xF0000000    /* 34  bypass to access Zilog 8530. byte.*/
  32
  33 /* s=Swift, h=Ross_HyperSPARC, v=TI_Viking, t=Tsunami, r=Ross_Cypress        */
  34 #define AC_M_PCR      0x0000        /* shv Processor Control Reg             */
  35 #define AC_M_CTPR     0x0100        /* shv Context Table Pointer Reg         */
  36 #define AC_M_CXR      0x0200        /* shv Context Register                  */
  37 #define AC_M_SFSR     0x0300        /* shv Synchronous Fault Status Reg      */
  38 #define AC_M_SFAR     0x0400        /* shv Synchronous Fault Address Reg     */
  39 #define AC_M_AFSR     0x0500        /*  hv Asynchronous Fault Status Reg     */
  40 #define AC_M_AFAR     0x0600        /*  hv Asynchronous Fault Address Reg    */
  41 #define AC_M_RESET    0x0700        /*  hv Reset Reg                         */
  42 #define AC_M_RPR      0x1000        /*  hv Root Pointer Reg                  */
  43 #define AC_M_TSUTRCR  0x1000        /* s   TLB Replacement Ctrl Reg          */
  44 #define AC_M_IAPTP    0x1100        /*  hv Instruction Access PTP            */
  45 #define AC_M_DAPTP    0x1200        /*  hv Data Access PTP                   */
  46 #define AC_M_ITR      0x1300        /*  hv Index Tag Register                */
  47 #define AC_M_TRCR     0x1400        /*  hv TLB Replacement Control Reg       */
  48 #define AC_M_SFSRX    0x1300        /* s   Synch Fault Status Reg prim       */
  49 #define AC_M_SFARX    0x1400        /* s   Synch Fault Address Reg prim      */
  50 #define AC_M_RPR1     0x1500        /*  h  Root Pointer Reg (entry 2)        */
  51 #define AC_M_IAPTP1   0x1600        /*  h  Instruction Access PTP (entry 2)  */
  52 #define AC_M_DAPTP1   0x1700        /*  h  Data Access PTP (entry 2)         */
  53
  54 #endif /* _SPARC_CONTREGS_H */