?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
drm/i915: Enable SandyBridge blitter ring
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / gpu / drm / i915 / i915_debugfs.c
blobd521de3e06801f0cdde4076f8258e1e4fd9325ee
1 /*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Keith Packard <keithp@keithp.com>
26 *
27 */
28
29 #include <linux/seq_file.h>
30 #include <linux/debugfs.h>
31 #include <linux/slab.h>
32 #include "drmP.h"
33 #include "drm.h"
34 #include "intel_drv.h"
35 #include "i915_drm.h"
36 #include "i915_drv.h"
37
38 #define DRM_I915_RING_DEBUG 1
39
40
41 #if defined(CONFIG_DEBUG_FS)
42
43 enum {
44 ACTIVE_LIST,
45 FLUSHING_LIST,
46 INACTIVE_LIST,
47 PINNED_LIST,
48 DEFERRED_FREE_LIST,
49 };
50
51 static const char *yesno(int v)
52 {
53 return v ? "yes" : "no";
54 }
55
56 static int i915_capabilities(struct seq_file *m, void *data)
57 {
58 struct drm_info_node *node = (struct drm_info_node *) m->private;
59 struct drm_device *dev = node->minor->dev;
60 const struct intel_device_info *info = INTEL_INFO(dev);
61
62 seq_printf(m, "gen: %d\n", info->gen);
63 #define B(x) seq_printf(m, #x ": %s\n", yesno(info->x))
64 B(is_mobile);
65 B(is_i85x);
66 B(is_i915g);
67 B(is_i945gm);
68 B(is_g33);
69 B(need_gfx_hws);
70 B(is_g4x);
71 B(is_pineview);
72 B(is_broadwater);
73 B(is_crestline);
74 B(is_ironlake);
75 B(has_fbc);
76 B(has_rc6);
77 B(has_pipe_cxsr);
78 B(has_hotplug);
79 B(cursor_needs_physical);
80 B(has_overlay);
81 B(overlay_needs_physical);
82 B(supports_tv);
83 B(has_bsd_ring);
84 B(has_blt_ring);
85 #undef B
86
87 return 0;
88 }
89
90 static const char *get_pin_flag(struct drm_i915_gem_object *obj_priv)
91 {
92 if (obj_priv->user_pin_count > 0)
93 return "P";
94 else if (obj_priv->pin_count > 0)
95 return "p";
96 else
97 return " ";
98 }
99
100 static const char *get_tiling_flag(struct drm_i915_gem_object *obj_priv)
101 {
102 switch (obj_priv->tiling_mode) {
103 default:
104 case I915_TILING_NONE: return " ";
105 case I915_TILING_X: return "X";
106 case I915_TILING_Y: return "Y";
107 }
108 }
109
110 static void
111 describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
112 {
113 seq_printf(m, "%p: %s%s %8zd %08x %08x %d%s%s",
114 &obj->base,
115 get_pin_flag(obj),
116 get_tiling_flag(obj),
117 obj->base.size,
118 obj->base.read_domains,
119 obj->base.write_domain,
120 obj->last_rendering_seqno,
121 obj->dirty ? " dirty" : "",
122 obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
123 if (obj->base.name)
124 seq_printf(m, " (name: %d)", obj->base.name);
125 if (obj->fence_reg != I915_FENCE_REG_NONE)
126 seq_printf(m, " (fence: %d)", obj->fence_reg);
127 if (obj->gtt_space != NULL)
128 seq_printf(m, " (gtt_offset: %08x)", obj->gtt_offset);
129 if (obj->ring != NULL)
130 seq_printf(m, " (%s)", obj->ring->name);
131 }
132
133 static int i915_gem_object_list_info(struct seq_file *m, void *data)
134 {
135 struct drm_info_node *node = (struct drm_info_node *) m->private;
136 uintptr_t list = (uintptr_t) node->info_ent->data;
137 struct list_head *head;
138 struct drm_device *dev = node->minor->dev;
139 drm_i915_private_t *dev_priv = dev->dev_private;
140 struct drm_i915_gem_object *obj_priv;
141 size_t total_obj_size, total_gtt_size;
142 int count, ret;
143
144 ret = mutex_lock_interruptible(&dev->struct_mutex);
145 if (ret)
146 return ret;
147
148 switch (list) {
149 case ACTIVE_LIST:
150 seq_printf(m, "Active:\n");
151 head = &dev_priv->mm.active_list;
152 break;
153 case INACTIVE_LIST:
154 seq_printf(m, "Inactive:\n");
155 head = &dev_priv->mm.inactive_list;
156 break;
157 case PINNED_LIST:
158 seq_printf(m, "Pinned:\n");
159 head = &dev_priv->mm.pinned_list;
160 break;
161 case FLUSHING_LIST:
162 seq_printf(m, "Flushing:\n");
163 head = &dev_priv->mm.flushing_list;
164 break;
165 case DEFERRED_FREE_LIST:
166 seq_printf(m, "Deferred free:\n");
167 head = &dev_priv->mm.deferred_free_list;
168 break;
169 default:
170 mutex_unlock(&dev->struct_mutex);
171 return -EINVAL;
172 }
173
174 total_obj_size = total_gtt_size = count = 0;
175 list_for_each_entry(obj_priv, head, mm_list) {
176 seq_printf(m, " ");
177 describe_obj(m, obj_priv);
178 seq_printf(m, "\n");
179 total_obj_size += obj_priv->base.size;
180 total_gtt_size += obj_priv->gtt_space->size;
181 count++;
182 }
183 mutex_unlock(&dev->struct_mutex);
184
185 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
186 count, total_obj_size, total_gtt_size);
187 return 0;
188 }
189
190 static int i915_gem_object_info(struct seq_file *m, void* data)
191 {
192 struct drm_info_node *node = (struct drm_info_node *) m->private;
193 struct drm_device *dev = node->minor->dev;
194 struct drm_i915_private *dev_priv = dev->dev_private;
195 int ret;
196
197 ret = mutex_lock_interruptible(&dev->struct_mutex);
198 if (ret)
199 return ret;
200
201 seq_printf(m, "%u objects\n", dev_priv->mm.object_count);
202 seq_printf(m, "%zu object bytes\n", dev_priv->mm.object_memory);
203 seq_printf(m, "%u pinned\n", dev_priv->mm.pin_count);
204 seq_printf(m, "%zu pin bytes\n", dev_priv->mm.pin_memory);
205 seq_printf(m, "%u objects in gtt\n", dev_priv->mm.gtt_count);
206 seq_printf(m, "%zu gtt bytes\n", dev_priv->mm.gtt_memory);
207 seq_printf(m, "%zu gtt total\n", dev_priv->mm.gtt_total);
208
209 mutex_unlock(&dev->struct_mutex);
210
211 return 0;
212 }
213
214
215 static int i915_gem_pageflip_info(struct seq_file *m, void *data)
216 {
217 struct drm_info_node *node = (struct drm_info_node *) m->private;
218 struct drm_device *dev = node->minor->dev;
219 unsigned long flags;
220 struct intel_crtc *crtc;
221
222 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
223 const char *pipe = crtc->pipe ? "B" : "A";
224 const char *plane = crtc->plane ? "B" : "A";
225 struct intel_unpin_work *work;
226
227 spin_lock_irqsave(&dev->event_lock, flags);
228 work = crtc->unpin_work;
229 if (work == NULL) {
230 seq_printf(m, "No flip due on pipe %s (plane %s)\n",
231 pipe, plane);
232 } else {
233 if (!work->pending) {
234 seq_printf(m, "Flip queued on pipe %s (plane %s)\n",
235 pipe, plane);
236 } else {
237 seq_printf(m, "Flip pending (waiting for vsync) on pipe %s (plane %s)\n",
238 pipe, plane);
239 }
240 if (work->enable_stall_check)
241 seq_printf(m, "Stall check enabled, ");
242 else
243 seq_printf(m, "Stall check waiting for page flip ioctl, ");
244 seq_printf(m, "%d prepares\n", work->pending);
245
246 if (work->old_fb_obj) {
247 struct drm_i915_gem_object *obj_priv = to_intel_bo(work->old_fb_obj);
248 if(obj_priv)
249 seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj_priv->gtt_offset );
250 }
251 if (work->pending_flip_obj) {
252 struct drm_i915_gem_object *obj_priv = to_intel_bo(work->pending_flip_obj);
253 if(obj_priv)
254 seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj_priv->gtt_offset );
255 }
256 }
257 spin_unlock_irqrestore(&dev->event_lock, flags);
258 }
259
260 return 0;
261 }
262
263 static int i915_gem_request_info(struct seq_file *m, void *data)
264 {
265 struct drm_info_node *node = (struct drm_info_node *) m->private;
266 struct drm_device *dev = node->minor->dev;
267 drm_i915_private_t *dev_priv = dev->dev_private;
268 struct drm_i915_gem_request *gem_request;
269 int ret;
270
271 ret = mutex_lock_interruptible(&dev->struct_mutex);
272 if (ret)
273 return ret;
274
275 seq_printf(m, "Request:\n");
276 list_for_each_entry(gem_request, &dev_priv->render_ring.request_list,
277 list) {
278 seq_printf(m, " %d @ %d\n",
279 gem_request->seqno,
280 (int) (jiffies - gem_request->emitted_jiffies));
281 }
282 mutex_unlock(&dev->struct_mutex);
283
284 return 0;
285 }
286
287 static int i915_gem_seqno_info(struct seq_file *m, void *data)
288 {
289 struct drm_info_node *node = (struct drm_info_node *) m->private;
290 struct drm_device *dev = node->minor->dev;
291 drm_i915_private_t *dev_priv = dev->dev_private;
292 int ret;
293
294 ret = mutex_lock_interruptible(&dev->struct_mutex);
295 if (ret)
296 return ret;
297
298 if (dev_priv->render_ring.status_page.page_addr != NULL) {
299 seq_printf(m, "Current sequence: %d\n",
300 dev_priv->render_ring.get_seqno(dev, &dev_priv->render_ring));
301 } else {
302 seq_printf(m, "Current sequence: hws uninitialized\n");
303 }
304 seq_printf(m, "Waiter sequence: %d\n",
305 dev_priv->mm.waiting_gem_seqno);
306 seq_printf(m, "IRQ sequence: %d\n", dev_priv->mm.irq_gem_seqno);
307
308 mutex_unlock(&dev->struct_mutex);
309
310 return 0;
311 }
312
313
314 static int i915_interrupt_info(struct seq_file *m, void *data)
315 {
316 struct drm_info_node *node = (struct drm_info_node *) m->private;
317 struct drm_device *dev = node->minor->dev;
318 drm_i915_private_t *dev_priv = dev->dev_private;
319 int ret;
320
321 ret = mutex_lock_interruptible(&dev->struct_mutex);
322 if (ret)
323 return ret;
324
325 if (!HAS_PCH_SPLIT(dev)) {
326 seq_printf(m, "Interrupt enable: %08x\n",
327 I915_READ(IER));
328 seq_printf(m, "Interrupt identity: %08x\n",
329 I915_READ(IIR));
330 seq_printf(m, "Interrupt mask: %08x\n",
331 I915_READ(IMR));
332 seq_printf(m, "Pipe A stat: %08x\n",
333 I915_READ(PIPEASTAT));
334 seq_printf(m, "Pipe B stat: %08x\n",
335 I915_READ(PIPEBSTAT));
336 } else {
337 seq_printf(m, "North Display Interrupt enable: %08x\n",
338 I915_READ(DEIER));
339 seq_printf(m, "North Display Interrupt identity: %08x\n",
340 I915_READ(DEIIR));
341 seq_printf(m, "North Display Interrupt mask: %08x\n",
342 I915_READ(DEIMR));
343 seq_printf(m, "South Display Interrupt enable: %08x\n",
344 I915_READ(SDEIER));
345 seq_printf(m, "South Display Interrupt identity: %08x\n",
346 I915_READ(SDEIIR));
347 seq_printf(m, "South Display Interrupt mask: %08x\n",
348 I915_READ(SDEIMR));
349 seq_printf(m, "Graphics Interrupt enable: %08x\n",
350 I915_READ(GTIER));
351 seq_printf(m, "Graphics Interrupt identity: %08x\n",
352 I915_READ(GTIIR));
353 seq_printf(m, "Graphics Interrupt mask: %08x\n",
354 I915_READ(GTIMR));
355 }
356 seq_printf(m, "Interrupts received: %d\n",
357 atomic_read(&dev_priv->irq_received));
358 if (dev_priv->render_ring.status_page.page_addr != NULL) {
359 seq_printf(m, "Current sequence: %d\n",
360 dev_priv->render_ring.get_seqno(dev, &dev_priv->render_ring));
361 } else {
362 seq_printf(m, "Current sequence: hws uninitialized\n");
363 }
364 seq_printf(m, "Waiter sequence: %d\n",
365 dev_priv->mm.waiting_gem_seqno);
366 seq_printf(m, "IRQ sequence: %d\n",
367 dev_priv->mm.irq_gem_seqno);
368 mutex_unlock(&dev->struct_mutex);
369
370 return 0;
371 }
372
373 static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
374 {
375 struct drm_info_node *node = (struct drm_info_node *) m->private;
376 struct drm_device *dev = node->minor->dev;
377 drm_i915_private_t *dev_priv = dev->dev_private;
378 int i, ret;
379
380 ret = mutex_lock_interruptible(&dev->struct_mutex);
381 if (ret)
382 return ret;
383
384 seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
385 seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
386 for (i = 0; i < dev_priv->num_fence_regs; i++) {
387 struct drm_gem_object *obj = dev_priv->fence_regs[i].obj;
388
389 if (obj == NULL) {
390 seq_printf(m, "Fenced object[%2d] = unused\n", i);
391 } else {
392 struct drm_i915_gem_object *obj_priv;
393
394 obj_priv = to_intel_bo(obj);
395 seq_printf(m, "Fenced object[%2d] = %p: %s "
396 "%08x %08zx %08x %s %08x %08x %d",
397 i, obj, get_pin_flag(obj_priv),
398 obj_priv->gtt_offset,
399 obj->size, obj_priv->stride,
400 get_tiling_flag(obj_priv),
401 obj->read_domains, obj->write_domain,
402 obj_priv->last_rendering_seqno);
403 if (obj->name)
404 seq_printf(m, " (name: %d)", obj->name);
405 seq_printf(m, "\n");
406 }
407 }
408 mutex_unlock(&dev->struct_mutex);
409
410 return 0;
411 }
412
413 static int i915_hws_info(struct seq_file *m, void *data)
414 {
415 struct drm_info_node *node = (struct drm_info_node *) m->private;
416 struct drm_device *dev = node->minor->dev;
417 drm_i915_private_t *dev_priv = dev->dev_private;
418 int i;
419 volatile u32 *hws;
420
421 hws = (volatile u32 *)dev_priv->render_ring.status_page.page_addr;
422 if (hws == NULL)
423 return 0;
424
425 for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
426 seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
427 i * 4,
428 hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
429 }
430 return 0;
431 }
432
433 static void i915_dump_object(struct seq_file *m,
434 struct io_mapping *mapping,
435 struct drm_i915_gem_object *obj_priv)
436 {
437 int page, page_count, i;
438
439 page_count = obj_priv->base.size / PAGE_SIZE;
440 for (page = 0; page < page_count; page++) {
441 u32 *mem = io_mapping_map_wc(mapping,
442 obj_priv->gtt_offset + page * PAGE_SIZE);
443 for (i = 0; i < PAGE_SIZE; i += 4)
444 seq_printf(m, "%08x : %08x\n", i, mem[i / 4]);
445 io_mapping_unmap(mem);
446 }
447 }
448
449 static int i915_batchbuffer_info(struct seq_file *m, void *data)
450 {
451 struct drm_info_node *node = (struct drm_info_node *) m->private;
452 struct drm_device *dev = node->minor->dev;
453 drm_i915_private_t *dev_priv = dev->dev_private;
454 struct drm_gem_object *obj;
455 struct drm_i915_gem_object *obj_priv;
456 int ret;
457
458 ret = mutex_lock_interruptible(&dev->struct_mutex);
459 if (ret)
460 return ret;
461
462 list_for_each_entry(obj_priv, &dev_priv->mm.active_list, mm_list) {
463 obj = &obj_priv->base;
464 if (obj->read_domains & I915_GEM_DOMAIN_COMMAND) {
465 seq_printf(m, "--- gtt_offset = 0x%08x\n",
466 obj_priv->gtt_offset);
467 i915_dump_object(m, dev_priv->mm.gtt_mapping, obj_priv);
468 }
469 }
470
471 mutex_unlock(&dev->struct_mutex);
472
473 return 0;
474 }
475
476 static int i915_ringbuffer_data(struct seq_file *m, void *data)
477 {
478 struct drm_info_node *node = (struct drm_info_node *) m->private;
479 struct drm_device *dev = node->minor->dev;
480 drm_i915_private_t *dev_priv = dev->dev_private;
481 int ret;
482
483 ret = mutex_lock_interruptible(&dev->struct_mutex);
484 if (ret)
485 return ret;
486
487 if (!dev_priv->render_ring.gem_object) {
488 seq_printf(m, "No ringbuffer setup\n");
489 } else {
490 u8 *virt = dev_priv->render_ring.virtual_start;
491 uint32_t off;
492
493 for (off = 0; off < dev_priv->render_ring.size; off += 4) {
494 uint32_t *ptr = (uint32_t *)(virt + off);
495 seq_printf(m, "%08x : %08x\n", off, *ptr);
496 }
497 }
498 mutex_unlock(&dev->struct_mutex);
499
500 return 0;
501 }
502
503 static int i915_ringbuffer_info(struct seq_file *m, void *data)
504 {
505 struct drm_info_node *node = (struct drm_info_node *) m->private;
506 struct drm_device *dev = node->minor->dev;
507 drm_i915_private_t *dev_priv = dev->dev_private;
508 unsigned int head, tail;
509
510 head = I915_READ(PRB0_HEAD) & HEAD_ADDR;
511 tail = I915_READ(PRB0_TAIL) & TAIL_ADDR;
512
513 seq_printf(m, "RingHead : %08x\n", head);
514 seq_printf(m, "RingTail : %08x\n", tail);
515 seq_printf(m, "RingSize : %08lx\n", dev_priv->render_ring.size);
516 seq_printf(m, "Acthd : %08x\n", I915_READ(INTEL_INFO(dev)->gen >= 4 ? ACTHD_I965 : ACTHD));
517
518 return 0;
519 }
520
521 static const char *pin_flag(int pinned)
522 {
523 if (pinned > 0)
524 return " P";
525 else if (pinned < 0)
526 return " p";
527 else
528 return "";
529 }
530
531 static const char *tiling_flag(int tiling)
532 {
533 switch (tiling) {
534 default:
535 case I915_TILING_NONE: return "";
536 case I915_TILING_X: return " X";
537 case I915_TILING_Y: return " Y";
538 }
539 }
540
541 static const char *dirty_flag(int dirty)
542 {
543 return dirty ? " dirty" : "";
544 }
545
546 static const char *purgeable_flag(int purgeable)
547 {
548 return purgeable ? " purgeable" : "";
549 }
550
551 static int i915_error_state(struct seq_file *m, void *unused)
552 {
553 struct drm_info_node *node = (struct drm_info_node *) m->private;
554 struct drm_device *dev = node->minor->dev;
555 drm_i915_private_t *dev_priv = dev->dev_private;
556 struct drm_i915_error_state *error;
557 unsigned long flags;
558 int i, page, offset, elt;
559
560 spin_lock_irqsave(&dev_priv->error_lock, flags);
561 if (!dev_priv->first_error) {
562 seq_printf(m, "no error state collected\n");
563 goto out;
564 }
565
566 error = dev_priv->first_error;
567
568 seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
569 error->time.tv_usec);
570 seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
571 seq_printf(m, "EIR: 0x%08x\n", error->eir);
572 seq_printf(m, " PGTBL_ER: 0x%08x\n", error->pgtbl_er);
573 seq_printf(m, " INSTPM: 0x%08x\n", error->instpm);
574 seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir);
575 seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr);
576 seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone);
577 seq_printf(m, " ACTHD: 0x%08x\n", error->acthd);
578 if (INTEL_INFO(dev)->gen >= 4) {
579 seq_printf(m, " INSTPS: 0x%08x\n", error->instps);
580 seq_printf(m, " INSTDONE1: 0x%08x\n", error->instdone1);
581 }
582 seq_printf(m, "seqno: 0x%08x\n", error->seqno);
583
584 if (error->active_bo_count) {
585 seq_printf(m, "Buffers [%d]:\n", error->active_bo_count);
586
587 for (i = 0; i < error->active_bo_count; i++) {
588 seq_printf(m, " %08x %8zd %08x %08x %08x%s%s%s%s",
589 error->active_bo[i].gtt_offset,
590 error->active_bo[i].size,
591 error->active_bo[i].read_domains,
592 error->active_bo[i].write_domain,
593 error->active_bo[i].seqno,
594 pin_flag(error->active_bo[i].pinned),
595 tiling_flag(error->active_bo[i].tiling),
596 dirty_flag(error->active_bo[i].dirty),
597 purgeable_flag(error->active_bo[i].purgeable));
598
599 if (error->active_bo[i].name)
600 seq_printf(m, " (name: %d)", error->active_bo[i].name);
601 if (error->active_bo[i].fence_reg != I915_FENCE_REG_NONE)
602 seq_printf(m, " (fence: %d)", error->active_bo[i].fence_reg);
603
604 seq_printf(m, "\n");
605 }
606 }
607
608 for (i = 0; i < ARRAY_SIZE(error->batchbuffer); i++) {
609 if (error->batchbuffer[i]) {
610 struct drm_i915_error_object *obj = error->batchbuffer[i];
611
612 seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
613 offset = 0;
614 for (page = 0; page < obj->page_count; page++) {
615 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
616 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
617 offset += 4;
618 }
619 }
620 }
621 }
622
623 if (error->ringbuffer) {
624 struct drm_i915_error_object *obj = error->ringbuffer;
625
626 seq_printf(m, "--- ringbuffer = 0x%08x\n", obj->gtt_offset);
627 offset = 0;
628 for (page = 0; page < obj->page_count; page++) {
629 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
630 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
631 offset += 4;
632 }
633 }
634 }
635
636 if (error->overlay)
637 intel_overlay_print_error_state(m, error->overlay);
638
639 out:
640 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
641
642 return 0;
643 }
644
645 static int i915_rstdby_delays(struct seq_file *m, void *unused)
646 {
647 struct drm_info_node *node = (struct drm_info_node *) m->private;
648 struct drm_device *dev = node->minor->dev;
649 drm_i915_private_t *dev_priv = dev->dev_private;
650 u16 crstanddelay = I915_READ16(CRSTANDVID);
651
652 seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
653
654 return 0;
655 }
656
657 static int i915_cur_delayinfo(struct seq_file *m, void *unused)
658 {
659 struct drm_info_node *node = (struct drm_info_node *) m->private;
660 struct drm_device *dev = node->minor->dev;
661 drm_i915_private_t *dev_priv = dev->dev_private;
662 u16 rgvswctl = I915_READ16(MEMSWCTL);
663 u16 rgvstat = I915_READ16(MEMSTAT_ILK);
664
665 seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
666 seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
667 seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
668 MEMSTAT_VID_SHIFT);
669 seq_printf(m, "Current P-state: %d\n",
670 (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
671
672 return 0;
673 }
674
675 static int i915_delayfreq_table(struct seq_file *m, void *unused)
676 {
677 struct drm_info_node *node = (struct drm_info_node *) m->private;
678 struct drm_device *dev = node->minor->dev;
679 drm_i915_private_t *dev_priv = dev->dev_private;
680 u32 delayfreq;
681 int i;
682
683 for (i = 0; i < 16; i++) {
684 delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
685 seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
686 (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
687 }
688
689 return 0;
690 }
691
692 static inline int MAP_TO_MV(int map)
693 {
694 return 1250 - (map * 25);
695 }
696
697 static int i915_inttoext_table(struct seq_file *m, void *unused)
698 {
699 struct drm_info_node *node = (struct drm_info_node *) m->private;
700 struct drm_device *dev = node->minor->dev;
701 drm_i915_private_t *dev_priv = dev->dev_private;
702 u32 inttoext;
703 int i;
704
705 for (i = 1; i <= 32; i++) {
706 inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
707 seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
708 }
709
710 return 0;
711 }
712
713 static int i915_drpc_info(struct seq_file *m, void *unused)
714 {
715 struct drm_info_node *node = (struct drm_info_node *) m->private;
716 struct drm_device *dev = node->minor->dev;
717 drm_i915_private_t *dev_priv = dev->dev_private;
718 u32 rgvmodectl = I915_READ(MEMMODECTL);
719 u32 rstdbyctl = I915_READ(MCHBAR_RENDER_STANDBY);
720 u16 crstandvid = I915_READ16(CRSTANDVID);
721
722 seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
723 "yes" : "no");
724 seq_printf(m, "Boost freq: %d\n",
725 (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
726 MEMMODE_BOOST_FREQ_SHIFT);
727 seq_printf(m, "HW control enabled: %s\n",
728 rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
729 seq_printf(m, "SW control enabled: %s\n",
730 rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
731 seq_printf(m, "Gated voltage change: %s\n",
732 rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
733 seq_printf(m, "Starting frequency: P%d\n",
734 (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
735 seq_printf(m, "Max P-state: P%d\n",
736 (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
737 seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
738 seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
739 seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
740 seq_printf(m, "Render standby enabled: %s\n",
741 (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
742
743 return 0;
744 }
745
746 static int i915_fbc_status(struct seq_file *m, void *unused)
747 {
748 struct drm_info_node *node = (struct drm_info_node *) m->private;
749 struct drm_device *dev = node->minor->dev;
750 drm_i915_private_t *dev_priv = dev->dev_private;
751
752 if (!I915_HAS_FBC(dev)) {
753 seq_printf(m, "FBC unsupported on this chipset\n");
754 return 0;
755 }
756
757 if (intel_fbc_enabled(dev)) {
758 seq_printf(m, "FBC enabled\n");
759 } else {
760 seq_printf(m, "FBC disabled: ");
761 switch (dev_priv->no_fbc_reason) {
762 case FBC_NO_OUTPUT:
763 seq_printf(m, "no outputs");
764 break;
765 case FBC_STOLEN_TOO_SMALL:
766 seq_printf(m, "not enough stolen memory");
767 break;
768 case FBC_UNSUPPORTED_MODE:
769 seq_printf(m, "mode not supported");
770 break;
771 case FBC_MODE_TOO_LARGE:
772 seq_printf(m, "mode too large");
773 break;
774 case FBC_BAD_PLANE:
775 seq_printf(m, "FBC unsupported on plane");
776 break;
777 case FBC_NOT_TILED:
778 seq_printf(m, "scanout buffer not tiled");
779 break;
780 case FBC_MULTIPLE_PIPES:
781 seq_printf(m, "multiple pipes are enabled");
782 break;
783 default:
784 seq_printf(m, "unknown reason");
785 }
786 seq_printf(m, "\n");
787 }
788 return 0;
789 }
790
791 static int i915_sr_status(struct seq_file *m, void *unused)
792 {
793 struct drm_info_node *node = (struct drm_info_node *) m->private;
794 struct drm_device *dev = node->minor->dev;
795 drm_i915_private_t *dev_priv = dev->dev_private;
796 bool sr_enabled = false;
797
798 if (IS_IRONLAKE(dev))
799 sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
800 else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
801 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
802 else if (IS_I915GM(dev))
803 sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
804 else if (IS_PINEVIEW(dev))
805 sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
806
807 seq_printf(m, "self-refresh: %s\n",
808 sr_enabled ? "enabled" : "disabled");
809
810 return 0;
811 }
812
813 static int i915_emon_status(struct seq_file *m, void *unused)
814 {
815 struct drm_info_node *node = (struct drm_info_node *) m->private;
816 struct drm_device *dev = node->minor->dev;
817 drm_i915_private_t *dev_priv = dev->dev_private;
818 unsigned long temp, chipset, gfx;
819 int ret;
820
821 ret = mutex_lock_interruptible(&dev->struct_mutex);
822 if (ret)
823 return ret;
824
825 temp = i915_mch_val(dev_priv);
826 chipset = i915_chipset_val(dev_priv);
827 gfx = i915_gfx_val(dev_priv);
828 mutex_unlock(&dev->struct_mutex);
829
830 seq_printf(m, "GMCH temp: %ld\n", temp);
831 seq_printf(m, "Chipset power: %ld\n", chipset);
832 seq_printf(m, "GFX power: %ld\n", gfx);
833 seq_printf(m, "Total power: %ld\n", chipset + gfx);
834
835 return 0;
836 }
837
838 static int i915_gfxec(struct seq_file *m, void *unused)
839 {
840 struct drm_info_node *node = (struct drm_info_node *) m->private;
841 struct drm_device *dev = node->minor->dev;
842 drm_i915_private_t *dev_priv = dev->dev_private;
843
844 seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
845
846 return 0;
847 }
848
849 static int i915_opregion(struct seq_file *m, void *unused)
850 {
851 struct drm_info_node *node = (struct drm_info_node *) m->private;
852 struct drm_device *dev = node->minor->dev;
853 drm_i915_private_t *dev_priv = dev->dev_private;
854 struct intel_opregion *opregion = &dev_priv->opregion;
855 int ret;
856
857 ret = mutex_lock_interruptible(&dev->struct_mutex);
858 if (ret)
859 return ret;
860
861 if (opregion->header)
862 seq_write(m, opregion->header, OPREGION_SIZE);
863
864 mutex_unlock(&dev->struct_mutex);
865
866 return 0;
867 }
868
869 static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
870 {
871 struct drm_info_node *node = (struct drm_info_node *) m->private;
872 struct drm_device *dev = node->minor->dev;
873 drm_i915_private_t *dev_priv = dev->dev_private;
874 struct intel_fbdev *ifbdev;
875 struct intel_framebuffer *fb;
876 int ret;
877
878 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
879 if (ret)
880 return ret;
881
882 ifbdev = dev_priv->fbdev;
883 fb = to_intel_framebuffer(ifbdev->helper.fb);
884
885 seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ",
886 fb->base.width,
887 fb->base.height,
888 fb->base.depth,
889 fb->base.bits_per_pixel);
890 describe_obj(m, to_intel_bo(fb->obj));
891 seq_printf(m, "\n");
892
893 list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
894 if (&fb->base == ifbdev->helper.fb)
895 continue;
896
897 seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ",
898 fb->base.width,
899 fb->base.height,
900 fb->base.depth,
901 fb->base.bits_per_pixel);
902 describe_obj(m, to_intel_bo(fb->obj));
903 seq_printf(m, "\n");
904 }
905
906 mutex_unlock(&dev->mode_config.mutex);
907
908 return 0;
909 }
910
911 static int
912 i915_wedged_open(struct inode *inode,
913 struct file *filp)
914 {
915 filp->private_data = inode->i_private;
916 return 0;
917 }
918
919 static ssize_t
920 i915_wedged_read(struct file *filp,
921 char __user *ubuf,
922 size_t max,
923 loff_t *ppos)
924 {
925 struct drm_device *dev = filp->private_data;
926 drm_i915_private_t *dev_priv = dev->dev_private;
927 char buf[80];
928 int len;
929
930 len = snprintf(buf, sizeof (buf),
931 "wedged : %d\n",
932 atomic_read(&dev_priv->mm.wedged));
933
934 if (len > sizeof (buf))
935 len = sizeof (buf);
936
937 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
938 }
939
940 static ssize_t
941 i915_wedged_write(struct file *filp,
942 const char __user *ubuf,
943 size_t cnt,
944 loff_t *ppos)
945 {
946 struct drm_device *dev = filp->private_data;
947 drm_i915_private_t *dev_priv = dev->dev_private;
948 char buf[20];
949 int val = 1;
950
951 if (cnt > 0) {
952 if (cnt > sizeof (buf) - 1)
953 return -EINVAL;
954
955 if (copy_from_user(buf, ubuf, cnt))
956 return -EFAULT;
957 buf[cnt] = 0;
958
959 val = simple_strtoul(buf, NULL, 0);
960 }
961
962 DRM_INFO("Manually setting wedged to %d\n", val);
963
964 atomic_set(&dev_priv->mm.wedged, val);
965 if (val) {
966 wake_up_all(&dev_priv->irq_queue);
967 queue_work(dev_priv->wq, &dev_priv->error_work);
968 }
969
970 return cnt;
971 }
972
973 static const struct file_operations i915_wedged_fops = {
974 .owner = THIS_MODULE,
975 .open = i915_wedged_open,
976 .read = i915_wedged_read,
977 .write = i915_wedged_write,
978 };
979
980 /* As the drm_debugfs_init() routines are called before dev->dev_private is
981 * allocated we need to hook into the minor for release. */
982 static int
983 drm_add_fake_info_node(struct drm_minor *minor,
984 struct dentry *ent,
985 const void *key)
986 {
987 struct drm_info_node *node;
988
989 node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
990 if (node == NULL) {
991 debugfs_remove(ent);
992 return -ENOMEM;
993 }
994
995 node->minor = minor;
996 node->dent = ent;
997 node->info_ent = (void *) key;
998 list_add(&node->list, &minor->debugfs_nodes.list);
999
1000 return 0;
1001 }
1002
1003 static int i915_wedged_create(struct dentry *root, struct drm_minor *minor)
1004 {
1005 struct drm_device *dev = minor->dev;
1006 struct dentry *ent;
1007
1008 ent = debugfs_create_file("i915_wedged",
1009 S_IRUGO | S_IWUSR,
1010 root, dev,
1011 &i915_wedged_fops);
1012 if (IS_ERR(ent))
1013 return PTR_ERR(ent);
1014
1015 return drm_add_fake_info_node(minor, ent, &i915_wedged_fops);
1016 }
1017
1018 static struct drm_info_list i915_debugfs_list[] = {
1019 {"i915_capabilities", i915_capabilities, 0, 0},
1020 {"i915_gem_objects", i915_gem_object_info, 0},
1021 {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
1022 {"i915_gem_flushing", i915_gem_object_list_info, 0, (void *) FLUSHING_LIST},
1023 {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
1024 {"i915_gem_pinned", i915_gem_object_list_info, 0, (void *) PINNED_LIST},
1025 {"i915_gem_deferred_free", i915_gem_object_list_info, 0, (void *) DEFERRED_FREE_LIST},
1026 {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
1027 {"i915_gem_request", i915_gem_request_info, 0},
1028 {"i915_gem_seqno", i915_gem_seqno_info, 0},
1029 {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
1030 {"i915_gem_interrupt", i915_interrupt_info, 0},
1031 {"i915_gem_hws", i915_hws_info, 0},
1032 {"i915_ringbuffer_data", i915_ringbuffer_data, 0},
1033 {"i915_ringbuffer_info", i915_ringbuffer_info, 0},
1034 {"i915_batchbuffers", i915_batchbuffer_info, 0},
1035 {"i915_error_state", i915_error_state, 0},
1036 {"i915_rstdby_delays", i915_rstdby_delays, 0},
1037 {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
1038 {"i915_delayfreq_table", i915_delayfreq_table, 0},
1039 {"i915_inttoext_table", i915_inttoext_table, 0},
1040 {"i915_drpc_info", i915_drpc_info, 0},
1041 {"i915_emon_status", i915_emon_status, 0},
1042 {"i915_gfxec", i915_gfxec, 0},
1043 {"i915_fbc_status", i915_fbc_status, 0},
1044 {"i915_sr_status", i915_sr_status, 0},
1045 {"i915_opregion", i915_opregion, 0},
1046 {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
1047 };
1048 #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
1049
1050 int i915_debugfs_init(struct drm_minor *minor)
1051 {
1052 int ret;
1053
1054 ret = i915_wedged_create(minor->debugfs_root, minor);
1055 if (ret)
1056 return ret;
1057
1058 return drm_debugfs_create_files(i915_debugfs_list,
1059 I915_DEBUGFS_ENTRIES,
1060 minor->debugfs_root, minor);
1061 }
1062
1063 void i915_debugfs_cleanup(struct drm_minor *minor)
1064 {
1065 drm_debugfs_remove_files(i915_debugfs_list,
1066 I915_DEBUGFS_ENTRIES, minor);
1067 drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
1068 1, minor);
1069 }
1070
1071 #endif /* CONFIG_DEBUG_FS */
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree