?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[PATCH] x86-64: Fix C3 timer test
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / ata / ata_piix.c
blob5250187ffce2a610f456e3814d019bc3a4b656b6
1 /*
2 * ata_piix.c - Intel PATA/SATA controllers
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 *
9 * Copyright 2003-2005 Red Hat Inc
10 * Copyright 2003-2005 Jeff Garzik
11 *
12 *
13 * Copyright header from piix.c:
14 *
15 * Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
16 * Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
17 * Copyright (C) 2003 Red Hat Inc <alan@redhat.com>
18 *
19 *
20 * This program is free software; you can redistribute it and/or modify
21 * it under the terms of the GNU General Public License as published by
22 * the Free Software Foundation; either version 2, or (at your option)
23 * any later version.
24 *
25 * This program is distributed in the hope that it will be useful,
26 * but WITHOUT ANY WARRANTY; without even the implied warranty of
27 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 * GNU General Public License for more details.
29 *
30 * You should have received a copy of the GNU General Public License
31 * along with this program; see the file COPYING. If not, write to
32 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
33 *
34 *
35 * libata documentation is available via 'make {ps|pdf}docs',
36 * as Documentation/DocBook/libata.*
37 *
38 * Hardware documentation available at http://developer.intel.com/
39 *
40 * Documentation
41 * Publically available from Intel web site. Errata documentation
42 * is also publically available. As an aide to anyone hacking on this
43 * driver the list of errata that are relevant is below.going back to
44 * PIIX4. Older device documentation is now a bit tricky to find.
45 *
46 * The chipsets all follow very much the same design. The orginal Triton
47 * series chipsets do _not_ support independant device timings, but this
48 * is fixed in Triton II. With the odd mobile exception the chips then
49 * change little except in gaining more modes until SATA arrives. This
50 * driver supports only the chips with independant timing (that is those
51 * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix
52 * for the early chip drivers.
53 *
54 * Errata of note:
55 *
56 * Unfixable
57 * PIIX4 errata #9 - Only on ultra obscure hw
58 * ICH3 errata #13 - Not observed to affect real hw
59 * by Intel
60 *
61 * Things we must deal with
62 * PIIX4 errata #10 - BM IDE hang with non UDMA
63 * (must stop/start dma to recover)
64 * 440MX errata #15 - As PIIX4 errata #10
65 * PIIX4 errata #15 - Must not read control registers
66 * during a PIO transfer
67 * 440MX errata #13 - As PIIX4 errata #15
68 * ICH2 errata #21 - DMA mode 0 doesn't work right
69 * ICH0/1 errata #55 - As ICH2 errata #21
70 * ICH2 spec c #9 - Extra operations needed to handle
71 * drive hotswap [NOT YET SUPPORTED]
72 * ICH2 spec c #20 - IDE PRD must not cross a 64K boundary
73 * and must be dword aligned
74 * ICH2 spec c #24 - UDMA mode 4,5 t85/86 should be 6ns not 3.3
75 *
76 * Should have been BIOS fixed:
77 * 450NX: errata #19 - DMA hangs on old 450NX
78 * 450NX: errata #20 - DMA hangs on old 450NX
79 * 450NX: errata #25 - Corruption with DMA on old 450NX
80 * ICH3 errata #15 - IDE deadlock under high load
81 * (BIOS must set dev 31 fn 0 bit 23)
82 * ICH3 errata #18 - Don't use native mode
83 */
84
85 #include <linux/kernel.h>
86 #include <linux/module.h>
87 #include <linux/pci.h>
88 #include <linux/init.h>
89 #include <linux/blkdev.h>
90 #include <linux/delay.h>
91 #include <linux/device.h>
92 #include <scsi/scsi_host.h>
93 #include <linux/libata.h>
94
95 #define DRV_NAME "ata_piix"
96 #define DRV_VERSION "2.00ac6"
97
98 enum {
99 PIIX_IOCFG = 0x54, /* IDE I/O configuration register */
100 ICH5_PMR = 0x90, /* port mapping register */
101 ICH5_PCS = 0x92, /* port control and status */
102 PIIX_SCC = 0x0A, /* sub-class code register */
103
104 PIIX_FLAG_IGNORE_PCS = (1 << 25), /* ignore PCS present bits */
105 PIIX_FLAG_SCR = (1 << 26), /* SCR available */
106 PIIX_FLAG_AHCI = (1 << 27), /* AHCI possible */
107 PIIX_FLAG_CHECKINTR = (1 << 28), /* make sure PCI INTx enabled */
108
109 /* combined mode. if set, PATA is channel 0.
110 * if clear, PATA is channel 1.
111 */
112 PIIX_PORT_ENABLED = (1 << 0),
113 PIIX_PORT_PRESENT = (1 << 4),
114
115 PIIX_80C_PRI = (1 << 5) | (1 << 4),
116 PIIX_80C_SEC = (1 << 7) | (1 << 6),
117
118 /* controller IDs */
119 piix_pata_33 = 0, /* PIIX3 or 4 at 33Mhz */
120 ich_pata_33 = 1, /* ICH up to UDMA 33 only */
121 ich_pata_66 = 2, /* ICH up to 66 Mhz */
122 ich_pata_100 = 3, /* ICH up to UDMA 100 */
123 ich_pata_133 = 4, /* ICH up to UDMA 133 */
124 ich5_sata = 5,
125 esb_sata = 6,
126 ich6_sata = 7,
127 ich6_sata_ahci = 8,
128 ich6m_sata_ahci = 9,
129 ich7m_sata_ahci = 10,
130 ich8_sata_ahci = 11,
131
132 /* constants for mapping table */
133 P0 = 0, /* port 0 */
134 P1 = 1, /* port 1 */
135 P2 = 2, /* port 2 */
136 P3 = 3, /* port 3 */
137 IDE = -1, /* IDE */
138 NA = -2, /* not avaliable */
139 RV = -3, /* reserved */
140
141 PIIX_AHCI_DEVICE = 6,
142 };
143
144 struct piix_map_db {
145 const u32 mask;
146 const u16 port_enable;
147 const int present_shift;
148 const int map[][4];
149 };
150
151 struct piix_host_priv {
152 const int *map;
153 const struct piix_map_db *map_db;
154 };
155
156 static int piix_init_one (struct pci_dev *pdev,
157 const struct pci_device_id *ent);
158 static void piix_host_stop(struct ata_host *host);
159 static void piix_pata_error_handler(struct ata_port *ap);
160 static void ich_pata_error_handler(struct ata_port *ap);
161 static void piix_sata_error_handler(struct ata_port *ap);
162 static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev);
163 static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev);
164 static void ich_set_dmamode (struct ata_port *ap, struct ata_device *adev);
165
166 static unsigned int in_module_init = 1;
167
168 static const struct pci_device_id piix_pci_tbl[] = {
169 #ifdef ATA_ENABLE_PATA
170 /* Intel PIIX4 for the 430TX/440BX/MX chipset: UDMA 33 */
171 /* Also PIIX4E (fn3 rev 2) and PIIX4M (fn3 rev 3) */
172 { 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
173 { 0x8086, 0x24db, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
174 { 0x8086, 0x25a2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
175 /* Intel PIIX4 */
176 { 0x8086, 0x7199, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
177 /* Intel PIIX4 */
178 { 0x8086, 0x7601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
179 /* Intel PIIX */
180 { 0x8086, 0x84CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
181 /* Intel ICH (i810, i815, i840) UDMA 66*/
182 { 0x8086, 0x2411, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_66 },
183 /* Intel ICH0 : UDMA 33*/
184 { 0x8086, 0x2421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_33 },
185 /* Intel ICH2M */
186 { 0x8086, 0x244A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
187 /* Intel ICH2 (i810E2, i845, 850, 860) UDMA 100 */
188 { 0x8086, 0x244B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
189 /* Intel ICH3M */
190 { 0x8086, 0x248A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
191 /* Intel ICH3 (E7500/1) UDMA 100 */
192 { 0x8086, 0x248B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
193 /* Intel ICH4 (i845GV, i845E, i852, i855) UDMA 100 */
194 { 0x8086, 0x24CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
195 { 0x8086, 0x24CB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
196 /* Intel ICH5 */
197 { 0x8086, 0x24DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_133 },
198 /* C-ICH (i810E2) */
199 { 0x8086, 0x245B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
200 /* ESB (855GME/875P + 6300ESB) UDMA 100 */
201 { 0x8086, 0x25A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
202 /* ICH6 (and 6) (i915) UDMA 100 */
203 { 0x8086, 0x266F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
204 /* ICH7/7-R (i945, i975) UDMA 100*/
205 { 0x8086, 0x27DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_133 },
206 { 0x8086, 0x269E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
207 #endif
208
209 /* NOTE: The following PCI ids must be kept in sync with the
210 * list in drivers/pci/quirks.c.
211 */
212
213 /* 82801EB (ICH5) */
214 { 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
215 /* 82801EB (ICH5) */
216 { 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
217 /* 6300ESB (ICH5 variant with broken PCS present bits) */
218 { 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
219 /* 6300ESB pretending RAID */
220 { 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
221 /* 82801FB/FW (ICH6/ICH6W) */
222 { 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
223 /* 82801FR/FRW (ICH6R/ICH6RW) */
224 { 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
225 /* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented) */
226 { 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
227 /* 82801GB/GR/GH (ICH7, identical to ICH6) */
228 { 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
229 /* 2801GBM/GHM (ICH7M, identical to ICH6M) */
230 { 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich7m_sata_ahci },
231 /* Enterprise Southbridge 2 (where's the datasheet?) */
232 { 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
233 /* SATA Controller 1 IDE (ICH8, no datasheet yet) */
234 { 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
235 /* SATA Controller 2 IDE (ICH8, ditto) */
236 { 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
237 /* Mobile SATA Controller IDE (ICH8M, ditto) */
238 { 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
239
240 { } /* terminate list */
241 };
242
243 static struct pci_driver piix_pci_driver = {
244 .name = DRV_NAME,
245 .id_table = piix_pci_tbl,
246 .probe = piix_init_one,
247 .remove = ata_pci_remove_one,
248 .suspend = ata_pci_device_suspend,
249 .resume = ata_pci_device_resume,
250 };
251
252 static struct scsi_host_template piix_sht = {
253 .module = THIS_MODULE,
254 .name = DRV_NAME,
255 .ioctl = ata_scsi_ioctl,
256 .queuecommand = ata_scsi_queuecmd,
257 .can_queue = ATA_DEF_QUEUE,
258 .this_id = ATA_SHT_THIS_ID,
259 .sg_tablesize = LIBATA_MAX_PRD,
260 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
261 .emulated = ATA_SHT_EMULATED,
262 .use_clustering = ATA_SHT_USE_CLUSTERING,
263 .proc_name = DRV_NAME,
264 .dma_boundary = ATA_DMA_BOUNDARY,
265 .slave_configure = ata_scsi_slave_config,
266 .slave_destroy = ata_scsi_slave_destroy,
267 .bios_param = ata_std_bios_param,
268 .resume = ata_scsi_device_resume,
269 .suspend = ata_scsi_device_suspend,
270 };
271
272 static const struct ata_port_operations piix_pata_ops = {
273 .port_disable = ata_port_disable,
274 .set_piomode = piix_set_piomode,
275 .set_dmamode = piix_set_dmamode,
276 .mode_filter = ata_pci_default_filter,
277
278 .tf_load = ata_tf_load,
279 .tf_read = ata_tf_read,
280 .check_status = ata_check_status,
281 .exec_command = ata_exec_command,
282 .dev_select = ata_std_dev_select,
283
284 .bmdma_setup = ata_bmdma_setup,
285 .bmdma_start = ata_bmdma_start,
286 .bmdma_stop = ata_bmdma_stop,
287 .bmdma_status = ata_bmdma_status,
288 .qc_prep = ata_qc_prep,
289 .qc_issue = ata_qc_issue_prot,
290 .data_xfer = ata_pio_data_xfer,
291
292 .freeze = ata_bmdma_freeze,
293 .thaw = ata_bmdma_thaw,
294 .error_handler = piix_pata_error_handler,
295 .post_internal_cmd = ata_bmdma_post_internal_cmd,
296
297 .irq_handler = ata_interrupt,
298 .irq_clear = ata_bmdma_irq_clear,
299
300 .port_start = ata_port_start,
301 .port_stop = ata_port_stop,
302 .host_stop = piix_host_stop,
303 };
304
305 static const struct ata_port_operations ich_pata_ops = {
306 .port_disable = ata_port_disable,
307 .set_piomode = piix_set_piomode,
308 .set_dmamode = ich_set_dmamode,
309 .mode_filter = ata_pci_default_filter,
310
311 .tf_load = ata_tf_load,
312 .tf_read = ata_tf_read,
313 .check_status = ata_check_status,
314 .exec_command = ata_exec_command,
315 .dev_select = ata_std_dev_select,
316
317 .bmdma_setup = ata_bmdma_setup,
318 .bmdma_start = ata_bmdma_start,
319 .bmdma_stop = ata_bmdma_stop,
320 .bmdma_status = ata_bmdma_status,
321 .qc_prep = ata_qc_prep,
322 .qc_issue = ata_qc_issue_prot,
323 .data_xfer = ata_pio_data_xfer,
324
325 .freeze = ata_bmdma_freeze,
326 .thaw = ata_bmdma_thaw,
327 .error_handler = ich_pata_error_handler,
328 .post_internal_cmd = ata_bmdma_post_internal_cmd,
329
330 .irq_handler = ata_interrupt,
331 .irq_clear = ata_bmdma_irq_clear,
332
333 .port_start = ata_port_start,
334 .port_stop = ata_port_stop,
335 .host_stop = ata_host_stop,
336 };
337
338 static const struct ata_port_operations piix_sata_ops = {
339 .port_disable = ata_port_disable,
340
341 .tf_load = ata_tf_load,
342 .tf_read = ata_tf_read,
343 .check_status = ata_check_status,
344 .exec_command = ata_exec_command,
345 .dev_select = ata_std_dev_select,
346
347 .bmdma_setup = ata_bmdma_setup,
348 .bmdma_start = ata_bmdma_start,
349 .bmdma_stop = ata_bmdma_stop,
350 .bmdma_status = ata_bmdma_status,
351 .qc_prep = ata_qc_prep,
352 .qc_issue = ata_qc_issue_prot,
353 .data_xfer = ata_pio_data_xfer,
354
355 .freeze = ata_bmdma_freeze,
356 .thaw = ata_bmdma_thaw,
357 .error_handler = piix_sata_error_handler,
358 .post_internal_cmd = ata_bmdma_post_internal_cmd,
359
360 .irq_handler = ata_interrupt,
361 .irq_clear = ata_bmdma_irq_clear,
362
363 .port_start = ata_port_start,
364 .port_stop = ata_port_stop,
365 .host_stop = piix_host_stop,
366 };
367
368 static const struct piix_map_db ich5_map_db = {
369 .mask = 0x7,
370 .port_enable = 0x3,
371 .present_shift = 4,
372 .map = {
373 /* PM PS SM SS MAP */
374 { P0, NA, P1, NA }, /* 000b */
375 { P1, NA, P0, NA }, /* 001b */
376 { RV, RV, RV, RV },
377 { RV, RV, RV, RV },
378 { P0, P1, IDE, IDE }, /* 100b */
379 { P1, P0, IDE, IDE }, /* 101b */
380 { IDE, IDE, P0, P1 }, /* 110b */
381 { IDE, IDE, P1, P0 }, /* 111b */
382 },
383 };
384
385 static const struct piix_map_db ich6_map_db = {
386 .mask = 0x3,
387 .port_enable = 0xf,
388 .present_shift = 4,
389 .map = {
390 /* PM PS SM SS MAP */
391 { P0, P2, P1, P3 }, /* 00b */
392 { IDE, IDE, P1, P3 }, /* 01b */
393 { P0, P2, IDE, IDE }, /* 10b */
394 { RV, RV, RV, RV },
395 },
396 };
397
398 static const struct piix_map_db ich6m_map_db = {
399 .mask = 0x3,
400 .port_enable = 0x5,
401 .present_shift = 4,
402 .map = {
403 /* PM PS SM SS MAP */
404 { P0, P2, RV, RV }, /* 00b */
405 { RV, RV, RV, RV },
406 { P0, P2, IDE, IDE }, /* 10b */
407 { RV, RV, RV, RV },
408 },
409 };
410
411 static const struct piix_map_db ich7m_map_db = {
412 .mask = 0x3,
413 .port_enable = 0x5,
414 .present_shift = 4,
415
416 /* Map 01b isn't specified in the doc but some notebooks use
417 * it anyway. ATM, the only case spotted carries subsystem ID
418 * 1025:0107. This is the only difference from ich6m.
419 */
420 .map = {
421 /* PM PS SM SS MAP */
422 { P0, P2, RV, RV }, /* 00b */
423 { IDE, IDE, P1, P3 }, /* 01b */
424 { P0, P2, IDE, IDE }, /* 10b */
425 { RV, RV, RV, RV },
426 },
427 };
428
429 static const struct piix_map_db ich8_map_db = {
430 .mask = 0x3,
431 .port_enable = 0x3,
432 .present_shift = 8,
433 .map = {
434 /* PM PS SM SS MAP */
435 { P0, P2, P1, P3 }, /* 00b (hardwired when in AHCI) */
436 { RV, RV, RV, RV },
437 { IDE, IDE, NA, NA }, /* 10b (IDE mode) */
438 { RV, RV, RV, RV },
439 },
440 };
441
442 static const struct piix_map_db *piix_map_db_table[] = {
443 [ich5_sata] = &ich5_map_db,
444 [esb_sata] = &ich5_map_db,
445 [ich6_sata] = &ich6_map_db,
446 [ich6_sata_ahci] = &ich6_map_db,
447 [ich6m_sata_ahci] = &ich6m_map_db,
448 [ich7m_sata_ahci] = &ich7m_map_db,
449 [ich8_sata_ahci] = &ich8_map_db,
450 };
451
452 static struct ata_port_info piix_port_info[] = {
453 /* piix_pata_33: 0: PIIX3 or 4 at 33MHz */
454 {
455 .sht = &piix_sht,
456 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
457 .pio_mask = 0x1f, /* pio0-4 */
458 .mwdma_mask = 0x06, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
459 .udma_mask = ATA_UDMA_MASK_40C,
460 .port_ops = &piix_pata_ops,
461 },
462
463 /* ich_pata_33: 1 ICH0 - ICH at 33Mhz*/
464 {
465 .sht = &piix_sht,
466 .flags = ATA_FLAG_SRST | ATA_FLAG_SLAVE_POSS,
467 .pio_mask = 0x1f, /* pio 0-4 */
468 .mwdma_mask = 0x06, /* Check: maybe 0x07 */
469 .udma_mask = ATA_UDMA2, /* UDMA33 */
470 .port_ops = &ich_pata_ops,
471 },
472 /* ich_pata_66: 2 ICH controllers up to 66MHz */
473 {
474 .sht = &piix_sht,
475 .flags = ATA_FLAG_SRST | ATA_FLAG_SLAVE_POSS,
476 .pio_mask = 0x1f, /* pio 0-4 */
477 .mwdma_mask = 0x06, /* MWDMA0 is broken on chip */
478 .udma_mask = ATA_UDMA4,
479 .port_ops = &ich_pata_ops,
480 },
481
482 /* ich_pata_100: 3 */
483 {
484 .sht = &piix_sht,
485 .flags = ATA_FLAG_SRST | ATA_FLAG_SLAVE_POSS | PIIX_FLAG_CHECKINTR,
486 .pio_mask = 0x1f, /* pio0-4 */
487 .mwdma_mask = 0x06, /* mwdma1-2 */
488 .udma_mask = ATA_UDMA5, /* udma0-5 */
489 .port_ops = &ich_pata_ops,
490 },
491
492 /* ich_pata_133: 4 ICH with full UDMA6 */
493 {
494 .sht = &piix_sht,
495 .flags = ATA_FLAG_SRST | ATA_FLAG_SLAVE_POSS | PIIX_FLAG_CHECKINTR,
496 .pio_mask = 0x1f, /* pio 0-4 */
497 .mwdma_mask = 0x06, /* Check: maybe 0x07 */
498 .udma_mask = ATA_UDMA6, /* UDMA133 */
499 .port_ops = &ich_pata_ops,
500 },
501
502 /* ich5_sata: 5 */
503 {
504 .sht = &piix_sht,
505 .flags = ATA_FLAG_SATA | PIIX_FLAG_CHECKINTR |
506 PIIX_FLAG_IGNORE_PCS,
507 .pio_mask = 0x1f, /* pio0-4 */
508 .mwdma_mask = 0x07, /* mwdma0-2 */
509 .udma_mask = 0x7f, /* udma0-6 */
510 .port_ops = &piix_sata_ops,
511 },
512
513 /* i6300esb_sata: 6 */
514 {
515 .sht = &piix_sht,
516 .flags = ATA_FLAG_SATA |
517 PIIX_FLAG_CHECKINTR | PIIX_FLAG_IGNORE_PCS,
518 .pio_mask = 0x1f, /* pio0-4 */
519 .mwdma_mask = 0x07, /* mwdma0-2 */
520 .udma_mask = 0x7f, /* udma0-6 */
521 .port_ops = &piix_sata_ops,
522 },
523
524 /* ich6_sata: 7 */
525 {
526 .sht = &piix_sht,
527 .flags = ATA_FLAG_SATA |
528 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR,
529 .pio_mask = 0x1f, /* pio0-4 */
530 .mwdma_mask = 0x07, /* mwdma0-2 */
531 .udma_mask = 0x7f, /* udma0-6 */
532 .port_ops = &piix_sata_ops,
533 },
534
535 /* ich6_sata_ahci: 8 */
536 {
537 .sht = &piix_sht,
538 .flags = ATA_FLAG_SATA |
539 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
540 PIIX_FLAG_AHCI,
541 .pio_mask = 0x1f, /* pio0-4 */
542 .mwdma_mask = 0x07, /* mwdma0-2 */
543 .udma_mask = 0x7f, /* udma0-6 */
544 .port_ops = &piix_sata_ops,
545 },
546
547 /* ich6m_sata_ahci: 9 */
548 {
549 .sht = &piix_sht,
550 .flags = ATA_FLAG_SATA |
551 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
552 PIIX_FLAG_AHCI,
553 .pio_mask = 0x1f, /* pio0-4 */
554 .mwdma_mask = 0x07, /* mwdma0-2 */
555 .udma_mask = 0x7f, /* udma0-6 */
556 .port_ops = &piix_sata_ops,
557 },
558
559 /* ich7m_sata_ahci: 10 */
560 {
561 .sht = &piix_sht,
562 .flags = ATA_FLAG_SATA |
563 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
564 PIIX_FLAG_AHCI,
565 .pio_mask = 0x1f, /* pio0-4 */
566 .mwdma_mask = 0x07, /* mwdma0-2 */
567 .udma_mask = 0x7f, /* udma0-6 */
568 .port_ops = &piix_sata_ops,
569 },
570
571 /* ich8_sata_ahci: 11 */
572 {
573 .sht = &piix_sht,
574 .flags = ATA_FLAG_SATA |
575 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
576 PIIX_FLAG_AHCI,
577 .pio_mask = 0x1f, /* pio0-4 */
578 .mwdma_mask = 0x07, /* mwdma0-2 */
579 .udma_mask = 0x7f, /* udma0-6 */
580 .port_ops = &piix_sata_ops,
581 },
582
583 };
584
585 static struct pci_bits piix_enable_bits[] = {
586 { 0x41U, 1U, 0x80UL, 0x80UL }, /* port 0 */
587 { 0x43U, 1U, 0x80UL, 0x80UL }, /* port 1 */
588 };
589
590 MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik");
591 MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers");
592 MODULE_LICENSE("GPL");
593 MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
594 MODULE_VERSION(DRV_VERSION);
595
596 static int force_pcs = 0;
597 module_param(force_pcs, int, 0444);
598 MODULE_PARM_DESC(force_pcs, "force honoring or ignoring PCS to work around "
599 "device mis-detection (0=default, 1=ignore PCS, 2=honor PCS)");
600
601 /**
602 * piix_pata_cbl_detect - Probe host controller cable detect info
603 * @ap: Port for which cable detect info is desired
604 *
605 * Read 80c cable indicator from ATA PCI device's PCI config
606 * register. This register is normally set by firmware (BIOS).
607 *
608 * LOCKING:
609 * None (inherited from caller).
610 */
611
612 static void ich_pata_cbl_detect(struct ata_port *ap)
613 {
614 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
615 u8 tmp, mask;
616
617 /* no 80c support in host controller? */
618 if ((ap->udma_mask & ~ATA_UDMA_MASK_40C) == 0)
619 goto cbl40;
620
621 /* check BIOS cable detect results */
622 mask = ap->port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC;
623 pci_read_config_byte(pdev, PIIX_IOCFG, &tmp);
624 if ((tmp & mask) == 0)
625 goto cbl40;
626
627 ap->cbl = ATA_CBL_PATA80;
628 return;
629
630 cbl40:
631 ap->cbl = ATA_CBL_PATA40;
632 }
633
634 /**
635 * piix_pata_prereset - prereset for PATA host controller
636 * @ap: Target port
637 *
638 *
639 * LOCKING:
640 * None (inherited from caller).
641 */
642 static int piix_pata_prereset(struct ata_port *ap)
643 {
644 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
645
646 if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->port_no]))
647 return -ENOENT;
648
649 ap->cbl = ATA_CBL_PATA40;
650 return ata_std_prereset(ap);
651 }
652
653 static void piix_pata_error_handler(struct ata_port *ap)
654 {
655 ata_bmdma_drive_eh(ap, piix_pata_prereset, ata_std_softreset, NULL,
656 ata_std_postreset);
657 }
658
659
660 /**
661 * ich_pata_prereset - prereset for PATA host controller
662 * @ap: Target port
663 *
664 *
665 * LOCKING:
666 * None (inherited from caller).
667 */
668 static int ich_pata_prereset(struct ata_port *ap)
669 {
670 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
671
672 if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->port_no])) {
673 ata_port_printk(ap, KERN_INFO, "port disabled. ignoring.\n");
674 ap->eh_context.i.action &= ~ATA_EH_RESET_MASK;
675 return 0;
676 }
677
678 ich_pata_cbl_detect(ap);
679
680 return ata_std_prereset(ap);
681 }
682
683 static void ich_pata_error_handler(struct ata_port *ap)
684 {
685 ata_bmdma_drive_eh(ap, ich_pata_prereset, ata_std_softreset, NULL,
686 ata_std_postreset);
687 }
688
689 /**
690 * piix_sata_present_mask - determine present mask for SATA host controller
691 * @ap: Target port
692 *
693 * Reads SATA PCI device's PCI config register Port Configuration
694 * and Status (PCS) to determine port and device availability.
695 *
696 * LOCKING:
697 * None (inherited from caller).
698 *
699 * RETURNS:
700 * determined present_mask
701 */
702 static unsigned int piix_sata_present_mask(struct ata_port *ap)
703 {
704 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
705 struct piix_host_priv *hpriv = ap->host->private_data;
706 const unsigned int *map = hpriv->map;
707 int base = 2 * ap->port_no;
708 unsigned int present_mask = 0;
709 int port, i;
710 u16 pcs;
711
712 pci_read_config_word(pdev, ICH5_PCS, &pcs);
713 DPRINTK("ata%u: ENTER, pcs=0x%x base=%d\n", ap->id, pcs, base);
714
715 for (i = 0; i < 2; i++) {
716 port = map[base + i];
717 if (port < 0)
718 continue;
719 if ((ap->flags & PIIX_FLAG_IGNORE_PCS) ||
720 (pcs & 1 << (hpriv->map_db->present_shift + port)))
721 present_mask |= 1 << i;
722 }
723
724 DPRINTK("ata%u: LEAVE, pcs=0x%x present_mask=0x%x\n",
725 ap->id, pcs, present_mask);
726
727 return present_mask;
728 }
729
730 /**
731 * piix_sata_softreset - reset SATA host port via ATA SRST
732 * @ap: port to reset
733 * @classes: resulting classes of attached devices
734 *
735 * Reset SATA host port via ATA SRST. On controllers with
736 * reliable PCS present bits, the bits are used to determine
737 * device presence.
738 *
739 * LOCKING:
740 * Kernel thread context (may sleep)
741 *
742 * RETURNS:
743 * 0 on success, -errno otherwise.
744 */
745 static int piix_sata_softreset(struct ata_port *ap, unsigned int *classes)
746 {
747 unsigned int present_mask;
748 int i, rc;
749
750 present_mask = piix_sata_present_mask(ap);
751
752 rc = ata_std_softreset(ap, classes);
753 if (rc)
754 return rc;
755
756 for (i = 0; i < ATA_MAX_DEVICES; i++) {
757 if (!(present_mask & (1 << i)))
758 classes[i] = ATA_DEV_NONE;
759 }
760
761 return 0;
762 }
763
764 static void piix_sata_error_handler(struct ata_port *ap)
765 {
766 ata_bmdma_drive_eh(ap, ata_std_prereset, piix_sata_softreset, NULL,
767 ata_std_postreset);
768 }
769
770 /**
771 * piix_set_piomode - Initialize host controller PATA PIO timings
772 * @ap: Port whose timings we are configuring
773 * @adev: um
774 *
775 * Set PIO mode for device, in host controller PCI config space.
776 *
777 * LOCKING:
778 * None (inherited from caller).
779 */
780
781 static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev)
782 {
783 unsigned int pio = adev->pio_mode - XFER_PIO_0;
784 struct pci_dev *dev = to_pci_dev(ap->host->dev);
785 unsigned int is_slave = (adev->devno != 0);
786 unsigned int master_port= ap->port_no ? 0x42 : 0x40;
787 unsigned int slave_port = 0x44;
788 u16 master_data;
789 u8 slave_data;
790 u8 udma_enable;
791 int control = 0;
792
793 /*
794 * See Intel Document 298600-004 for the timing programing rules
795 * for ICH controllers.
796 */
797
798 static const /* ISP RTC */
799 u8 timings[][2] = { { 0, 0 },
800 { 0, 0 },
801 { 1, 0 },
802 { 2, 1 },
803 { 2, 3 }, };
804
805 if (pio >= 2)
806 control |= 1; /* TIME1 enable */
807 if (ata_pio_need_iordy(adev))
808 control |= 2; /* IE enable */
809
810 /* Intel specifies that the PPE functionality is for disk only */
811 if (adev->class == ATA_DEV_ATA)
812 control |= 4; /* PPE enable */
813
814 pci_read_config_word(dev, master_port, &master_data);
815 if (is_slave) {
816 /* Enable SITRE (seperate slave timing register) */
817 master_data |= 0x4000;
818 /* enable PPE1, IE1 and TIME1 as needed */
819 master_data |= (control << 4);
820 pci_read_config_byte(dev, slave_port, &slave_data);
821 slave_data &= (ap->port_no ? 0x0f : 0xf0);
822 /* Load the timing nibble for this slave */
823 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0);
824 } else {
825 /* Master keeps the bits in a different format */
826 master_data &= 0xccf8;
827 /* Enable PPE, IE and TIME as appropriate */
828 master_data |= control;
829 master_data |=
830 (timings[pio][0] << 12) |
831 (timings[pio][1] << 8);
832 }
833 pci_write_config_word(dev, master_port, master_data);
834 if (is_slave)
835 pci_write_config_byte(dev, slave_port, slave_data);
836
837 /* Ensure the UDMA bit is off - it will be turned back on if
838 UDMA is selected */
839
840 if (ap->udma_mask) {
841 pci_read_config_byte(dev, 0x48, &udma_enable);
842 udma_enable &= ~(1 << (2 * ap->port_no + adev->devno));
843 pci_write_config_byte(dev, 0x48, udma_enable);
844 }
845 }
846
847 /**
848 * do_pata_set_dmamode - Initialize host controller PATA PIO timings
849 * @ap: Port whose timings we are configuring
850 * @adev: Drive in question
851 * @udma: udma mode, 0 - 6
852 * @isich: set if the chip is an ICH device
853 *
854 * Set UDMA mode for device, in host controller PCI config space.
855 *
856 * LOCKING:
857 * None (inherited from caller).
858 */
859
860 static void do_pata_set_dmamode (struct ata_port *ap, struct ata_device *adev, int isich)
861 {
862 struct pci_dev *dev = to_pci_dev(ap->host->dev);
863 u8 master_port = ap->port_no ? 0x42 : 0x40;
864 u16 master_data;
865 u8 speed = adev->dma_mode;
866 int devid = adev->devno + 2 * ap->port_no;
867 u8 udma_enable;
868
869 static const /* ISP RTC */
870 u8 timings[][2] = { { 0, 0 },
871 { 0, 0 },
872 { 1, 0 },
873 { 2, 1 },
874 { 2, 3 }, };
875
876 pci_read_config_word(dev, master_port, &master_data);
877 pci_read_config_byte(dev, 0x48, &udma_enable);
878
879 if (speed >= XFER_UDMA_0) {
880 unsigned int udma = adev->dma_mode - XFER_UDMA_0;
881 u16 udma_timing;
882 u16 ideconf;
883 int u_clock, u_speed;
884
885 /*
886 * UDMA is handled by a combination of clock switching and
887 * selection of dividers
888 *
889 * Handy rule: Odd modes are UDMATIMx 01, even are 02
890 * except UDMA0 which is 00
891 */
892 u_speed = min(2 - (udma & 1), udma);
893 if (udma == 5)
894 u_clock = 0x1000; /* 100Mhz */
895 else if (udma > 2)
896 u_clock = 1; /* 66Mhz */
897 else
898 u_clock = 0; /* 33Mhz */
899
900 udma_enable |= (1 << devid);
901
902 /* Load the CT/RP selection */
903 pci_read_config_word(dev, 0x4A, &udma_timing);
904 udma_timing &= ~(3 << (4 * devid));
905 udma_timing |= u_speed << (4 * devid);
906 pci_write_config_word(dev, 0x4A, udma_timing);
907
908 if (isich) {
909 /* Select a 33/66/100Mhz clock */
910 pci_read_config_word(dev, 0x54, &ideconf);
911 ideconf &= ~(0x1001 << devid);
912 ideconf |= u_clock << devid;
913 /* For ICH or later we should set bit 10 for better
914 performance (WR_PingPong_En) */
915 pci_write_config_word(dev, 0x54, ideconf);
916 }
917 } else {
918 /*
919 * MWDMA is driven by the PIO timings. We must also enable
920 * IORDY unconditionally along with TIME1. PPE has already
921 * been set when the PIO timing was set.
922 */
923 unsigned int mwdma = adev->dma_mode - XFER_MW_DMA_0;
924 unsigned int control;
925 u8 slave_data;
926 const unsigned int needed_pio[3] = {
927 XFER_PIO_0, XFER_PIO_3, XFER_PIO_4
928 };
929 int pio = needed_pio[mwdma] - XFER_PIO_0;
930
931 control = 3; /* IORDY|TIME1 */
932
933 /* If the drive MWDMA is faster than it can do PIO then
934 we must force PIO into PIO0 */
935
936 if (adev->pio_mode < needed_pio[mwdma])
937 /* Enable DMA timing only */
938 control |= 8; /* PIO cycles in PIO0 */
939
940 if (adev->devno) { /* Slave */
941 master_data &= 0xFF4F; /* Mask out IORDY|TIME1|DMAONLY */
942 master_data |= control << 4;
943 pci_read_config_byte(dev, 0x44, &slave_data);
944 slave_data &= (0x0F + 0xE1 * ap->port_no);
945 /* Load the matching timing */
946 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0);
947 pci_write_config_byte(dev, 0x44, slave_data);
948 } else { /* Master */
949 master_data &= 0xCCF4; /* Mask out IORDY|TIME1|DMAONLY
950 and master timing bits */
951 master_data |= control;
952 master_data |=
953 (timings[pio][0] << 12) |
954 (timings[pio][1] << 8);
955 }
956 udma_enable &= ~(1 << devid);
957 pci_write_config_word(dev, master_port, master_data);
958 }
959 /* Don't scribble on 0x48 if the controller does not support UDMA */
960 if (ap->udma_mask)
961 pci_write_config_byte(dev, 0x48, udma_enable);
962 }
963
964 /**
965 * piix_set_dmamode - Initialize host controller PATA DMA timings
966 * @ap: Port whose timings we are configuring
967 * @adev: um
968 *
969 * Set MW/UDMA mode for device, in host controller PCI config space.
970 *
971 * LOCKING:
972 * None (inherited from caller).
973 */
974
975 static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev)
976 {
977 do_pata_set_dmamode(ap, adev, 0);
978 }
979
980 /**
981 * ich_set_dmamode - Initialize host controller PATA DMA timings
982 * @ap: Port whose timings we are configuring
983 * @adev: um
984 *
985 * Set MW/UDMA mode for device, in host controller PCI config space.
986 *
987 * LOCKING:
988 * None (inherited from caller).
989 */
990
991 static void ich_set_dmamode (struct ata_port *ap, struct ata_device *adev)
992 {
993 do_pata_set_dmamode(ap, adev, 1);
994 }
995
996 #define AHCI_PCI_BAR 5
997 #define AHCI_GLOBAL_CTL 0x04
998 #define AHCI_ENABLE (1 << 31)
999 static int piix_disable_ahci(struct pci_dev *pdev)
1000 {
1001 void __iomem *mmio;
1002 u32 tmp;
1003 int rc = 0;
1004
1005 /* BUG: pci_enable_device has not yet been called. This
1006 * works because this device is usually set up by BIOS.
1007 */
1008
1009 if (!pci_resource_start(pdev, AHCI_PCI_BAR) ||
1010 !pci_resource_len(pdev, AHCI_PCI_BAR))
1011 return 0;
1012
1013 mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64);
1014 if (!mmio)
1015 return -ENOMEM;
1016
1017 tmp = readl(mmio + AHCI_GLOBAL_CTL);
1018 if (tmp & AHCI_ENABLE) {
1019 tmp &= ~AHCI_ENABLE;
1020 writel(tmp, mmio + AHCI_GLOBAL_CTL);
1021
1022 tmp = readl(mmio + AHCI_GLOBAL_CTL);
1023 if (tmp & AHCI_ENABLE)
1024 rc = -EIO;
1025 }
1026
1027 pci_iounmap(pdev, mmio);
1028 return rc;
1029 }
1030
1031 /**
1032 * piix_check_450nx_errata - Check for problem 450NX setup
1033 * @ata_dev: the PCI device to check
1034 *
1035 * Check for the present of 450NX errata #19 and errata #25. If
1036 * they are found return an error code so we can turn off DMA
1037 */
1038
1039 static int __devinit piix_check_450nx_errata(struct pci_dev *ata_dev)
1040 {
1041 struct pci_dev *pdev = NULL;
1042 u16 cfg;
1043 u8 rev;
1044 int no_piix_dma = 0;
1045
1046 while((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL)
1047 {
1048 /* Look for 450NX PXB. Check for problem configurations
1049 A PCI quirk checks bit 6 already */
1050 pci_read_config_byte(pdev, PCI_REVISION_ID, &rev);
1051 pci_read_config_word(pdev, 0x41, &cfg);
1052 /* Only on the original revision: IDE DMA can hang */
1053 if (rev == 0x00)
1054 no_piix_dma = 1;
1055 /* On all revisions below 5 PXB bus lock must be disabled for IDE */
1056 else if (cfg & (1<<14) && rev < 5)
1057 no_piix_dma = 2;
1058 }
1059 if (no_piix_dma)
1060 dev_printk(KERN_WARNING, &ata_dev->dev, "450NX errata present, disabling IDE DMA.\n");
1061 if (no_piix_dma == 2)
1062 dev_printk(KERN_WARNING, &ata_dev->dev, "A BIOS update may resolve this.\n");
1063 return no_piix_dma;
1064 }
1065
1066 static void __devinit piix_init_pcs(struct pci_dev *pdev,
1067 struct ata_port_info *pinfo,
1068 const struct piix_map_db *map_db)
1069 {
1070 u16 pcs, new_pcs;
1071
1072 pci_read_config_word(pdev, ICH5_PCS, &pcs);
1073
1074 new_pcs = pcs | map_db->port_enable;
1075
1076 if (new_pcs != pcs) {
1077 DPRINTK("updating PCS from 0x%x to 0x%x\n", pcs, new_pcs);
1078 pci_write_config_word(pdev, ICH5_PCS, new_pcs);
1079 msleep(150);
1080 }
1081
1082 if (force_pcs == 1) {
1083 dev_printk(KERN_INFO, &pdev->dev,
1084 "force ignoring PCS (0x%x)\n", new_pcs);
1085 pinfo[0].flags |= PIIX_FLAG_IGNORE_PCS;
1086 pinfo[1].flags |= PIIX_FLAG_IGNORE_PCS;
1087 } else if (force_pcs == 2) {
1088 dev_printk(KERN_INFO, &pdev->dev,
1089 "force honoring PCS (0x%x)\n", new_pcs);
1090 pinfo[0].flags &= ~PIIX_FLAG_IGNORE_PCS;
1091 pinfo[1].flags &= ~PIIX_FLAG_IGNORE_PCS;
1092 }
1093 }
1094
1095 static void __devinit piix_init_sata_map(struct pci_dev *pdev,
1096 struct ata_port_info *pinfo,
1097 const struct piix_map_db *map_db)
1098 {
1099 struct piix_host_priv *hpriv = pinfo[0].private_data;
1100 const unsigned int *map;
1101 int i, invalid_map = 0;
1102 u8 map_value;
1103
1104 pci_read_config_byte(pdev, ICH5_PMR, &map_value);
1105
1106 map = map_db->map[map_value & map_db->mask];
1107
1108 dev_printk(KERN_INFO, &pdev->dev, "MAP [");
1109 for (i = 0; i < 4; i++) {
1110 switch (map[i]) {
1111 case RV:
1112 invalid_map = 1;
1113 printk(" XX");
1114 break;
1115
1116 case NA:
1117 printk(" --");
1118 break;
1119
1120 case IDE:
1121 WARN_ON((i & 1) || map[i + 1] != IDE);
1122 pinfo[i / 2] = piix_port_info[ich_pata_100];
1123 pinfo[i / 2].private_data = hpriv;
1124 i++;
1125 printk(" IDE IDE");
1126 break;
1127
1128 default:
1129 printk(" P%d", map[i]);
1130 if (i & 1)
1131 pinfo[i / 2].flags |= ATA_FLAG_SLAVE_POSS;
1132 break;
1133 }
1134 }
1135 printk(" ]\n");
1136
1137 if (invalid_map)
1138 dev_printk(KERN_ERR, &pdev->dev,
1139 "invalid MAP value %u\n", map_value);
1140
1141 hpriv->map = map;
1142 hpriv->map_db = map_db;
1143 }
1144
1145 /**
1146 * piix_init_one - Register PIIX ATA PCI device with kernel services
1147 * @pdev: PCI device to register
1148 * @ent: Entry in piix_pci_tbl matching with @pdev
1149 *
1150 * Called from kernel PCI layer. We probe for combined mode (sigh),
1151 * and then hand over control to libata, for it to do the rest.
1152 *
1153 * LOCKING:
1154 * Inherited from PCI layer (may sleep).
1155 *
1156 * RETURNS:
1157 * Zero on success, or -ERRNO value.
1158 */
1159
1160 static int piix_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
1161 {
1162 static int printed_version;
1163 struct ata_port_info port_info[2];
1164 struct ata_port_info *ppinfo[2] = { &port_info[0], &port_info[1] };
1165 struct piix_host_priv *hpriv;
1166 unsigned long port_flags;
1167
1168 if (!printed_version++)
1169 dev_printk(KERN_DEBUG, &pdev->dev,
1170 "version " DRV_VERSION "\n");
1171
1172 /* no hotplugging support (FIXME) */
1173 if (!in_module_init)
1174 return -ENODEV;
1175
1176 hpriv = kzalloc(sizeof(*hpriv), GFP_KERNEL);
1177 if (!hpriv)
1178 return -ENOMEM;
1179
1180 port_info[0] = piix_port_info[ent->driver_data];
1181 port_info[1] = piix_port_info[ent->driver_data];
1182 port_info[0].private_data = hpriv;
1183 port_info[1].private_data = hpriv;
1184
1185 port_flags = port_info[0].flags;
1186
1187 if (port_flags & PIIX_FLAG_AHCI) {
1188 u8 tmp;
1189 pci_read_config_byte(pdev, PIIX_SCC, &tmp);
1190 if (tmp == PIIX_AHCI_DEVICE) {
1191 int rc = piix_disable_ahci(pdev);
1192 if (rc)
1193 return rc;
1194 }
1195 }
1196
1197 /* Initialize SATA map */
1198 if (port_flags & ATA_FLAG_SATA) {
1199 piix_init_sata_map(pdev, port_info,
1200 piix_map_db_table[ent->driver_data]);
1201 piix_init_pcs(pdev, port_info,
1202 piix_map_db_table[ent->driver_data]);
1203 }
1204
1205 /* On ICH5, some BIOSen disable the interrupt using the
1206 * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3.
1207 * On ICH6, this bit has the same effect, but only when
1208 * MSI is disabled (and it is disabled, as we don't use
1209 * message-signalled interrupts currently).
1210 */
1211 if (port_flags & PIIX_FLAG_CHECKINTR)
1212 pci_intx(pdev, 1);
1213
1214 if (piix_check_450nx_errata(pdev)) {
1215 /* This writes into the master table but it does not
1216 really matter for this errata as we will apply it to
1217 all the PIIX devices on the board */
1218 port_info[0].mwdma_mask = 0;
1219 port_info[0].udma_mask = 0;
1220 port_info[1].mwdma_mask = 0;
1221 port_info[1].udma_mask = 0;
1222 }
1223 return ata_pci_init_one(pdev, ppinfo, 2);
1224 }
1225
1226 static void piix_host_stop(struct ata_host *host)
1227 {
1228 struct piix_host_priv *hpriv = host->private_data;
1229
1230 ata_host_stop(host);
1231
1232 kfree(hpriv);
1233 }
1234
1235 static int __init piix_init(void)
1236 {
1237 int rc;
1238
1239 DPRINTK("pci_register_driver\n");
1240 rc = pci_register_driver(&piix_pci_driver);
1241 if (rc)
1242 return rc;
1243
1244 in_module_init = 0;
1245
1246 DPRINTK("done\n");
1247 return 0;
1248 }
1249
1250 static void __exit piix_exit(void)
1251 {
1252 pci_unregister_driver(&piix_pci_driver);
1253 }
1254
1255 module_init(piix_init);
1256 module_exit(piix_exit);
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree