2 * Copyright (C) 2003 - 2006 NetXen, Inc.
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
20 * The full GNU General Public License is included in this distribution
21 * in the file called LICENSE.
23 * Contact Information:
26 * 3965 Freedom Circle, Fourth floor,
27 * Santa Clara, CA 95054
30 * Source file for NIC routines to access the Phantom hardware
34 #include "netxen_nic.h"
35 #include "netxen_nic_hw.h"
36 #include "netxen_nic_phan_reg.h"
41 #define MASK(n) ((1ULL<<(n))-1)
42 #define MN_WIN(addr) (((addr & 0x1fc0000) >> 1) | ((addr >> 25) & 0x3ff))
43 #define OCM_WIN(addr) (((addr & 0x1ff0000) >> 1) | ((addr >> 25) & 0x3ff))
44 #define MS_WIN(addr) (addr & 0x0ffc0000)
46 #define GET_MEM_OFFS_2M(addr) (addr & MASK(18))
48 #define CRB_BLK(off) ((off >> 20) & 0x3f)
49 #define CRB_SUBBLK(off) ((off >> 16) & 0xf)
50 #define CRB_WINDOW_2M (0x130060)
51 #define CRB_HI(off) ((crb_hub_agt[CRB_BLK(off)] << 20) | ((off) & 0xf0000))
52 #define CRB_INDIRECT_2M (0x1e0000UL)
54 #define CRB_WIN_LOCK_TIMEOUT 100000000
55 static crb_128M_2M_block_map_t crb_128M_2M_map
[64] = {
56 {{{0, 0, 0, 0} } }, /* 0: PCI */
57 {{{1, 0x0100000, 0x0102000, 0x120000}, /* 1: PCIE */
58 {1, 0x0110000, 0x0120000, 0x130000},
59 {1, 0x0120000, 0x0122000, 0x124000},
60 {1, 0x0130000, 0x0132000, 0x126000},
61 {1, 0x0140000, 0x0142000, 0x128000},
62 {1, 0x0150000, 0x0152000, 0x12a000},
63 {1, 0x0160000, 0x0170000, 0x110000},
64 {1, 0x0170000, 0x0172000, 0x12e000},
65 {0, 0x0000000, 0x0000000, 0x000000},
66 {0, 0x0000000, 0x0000000, 0x000000},
67 {0, 0x0000000, 0x0000000, 0x000000},
68 {0, 0x0000000, 0x0000000, 0x000000},
69 {0, 0x0000000, 0x0000000, 0x000000},
70 {0, 0x0000000, 0x0000000, 0x000000},
71 {1, 0x01e0000, 0x01e0800, 0x122000},
72 {0, 0x0000000, 0x0000000, 0x000000} } },
73 {{{1, 0x0200000, 0x0210000, 0x180000} } },/* 2: MN */
74 {{{0, 0, 0, 0} } }, /* 3: */
75 {{{1, 0x0400000, 0x0401000, 0x169000} } },/* 4: P2NR1 */
76 {{{1, 0x0500000, 0x0510000, 0x140000} } },/* 5: SRE */
77 {{{1, 0x0600000, 0x0610000, 0x1c0000} } },/* 6: NIU */
78 {{{1, 0x0700000, 0x0704000, 0x1b8000} } },/* 7: QM */
79 {{{1, 0x0800000, 0x0802000, 0x170000}, /* 8: SQM0 */
80 {0, 0x0000000, 0x0000000, 0x000000},
81 {0, 0x0000000, 0x0000000, 0x000000},
82 {0, 0x0000000, 0x0000000, 0x000000},
83 {0, 0x0000000, 0x0000000, 0x000000},
84 {0, 0x0000000, 0x0000000, 0x000000},
85 {0, 0x0000000, 0x0000000, 0x000000},
86 {0, 0x0000000, 0x0000000, 0x000000},
87 {0, 0x0000000, 0x0000000, 0x000000},
88 {0, 0x0000000, 0x0000000, 0x000000},
89 {0, 0x0000000, 0x0000000, 0x000000},
90 {0, 0x0000000, 0x0000000, 0x000000},
91 {0, 0x0000000, 0x0000000, 0x000000},
92 {0, 0x0000000, 0x0000000, 0x000000},
93 {0, 0x0000000, 0x0000000, 0x000000},
94 {1, 0x08f0000, 0x08f2000, 0x172000} } },
95 {{{1, 0x0900000, 0x0902000, 0x174000}, /* 9: SQM1*/
96 {0, 0x0000000, 0x0000000, 0x000000},
97 {0, 0x0000000, 0x0000000, 0x000000},
98 {0, 0x0000000, 0x0000000, 0x000000},
99 {0, 0x0000000, 0x0000000, 0x000000},
100 {0, 0x0000000, 0x0000000, 0x000000},
101 {0, 0x0000000, 0x0000000, 0x000000},
102 {0, 0x0000000, 0x0000000, 0x000000},
103 {0, 0x0000000, 0x0000000, 0x000000},
104 {0, 0x0000000, 0x0000000, 0x000000},
105 {0, 0x0000000, 0x0000000, 0x000000},
106 {0, 0x0000000, 0x0000000, 0x000000},
107 {0, 0x0000000, 0x0000000, 0x000000},
108 {0, 0x0000000, 0x0000000, 0x000000},
109 {0, 0x0000000, 0x0000000, 0x000000},
110 {1, 0x09f0000, 0x09f2000, 0x176000} } },
111 {{{0, 0x0a00000, 0x0a02000, 0x178000}, /* 10: SQM2*/
112 {0, 0x0000000, 0x0000000, 0x000000},
113 {0, 0x0000000, 0x0000000, 0x000000},
114 {0, 0x0000000, 0x0000000, 0x000000},
115 {0, 0x0000000, 0x0000000, 0x000000},
116 {0, 0x0000000, 0x0000000, 0x000000},
117 {0, 0x0000000, 0x0000000, 0x000000},
118 {0, 0x0000000, 0x0000000, 0x000000},
119 {0, 0x0000000, 0x0000000, 0x000000},
120 {0, 0x0000000, 0x0000000, 0x000000},
121 {0, 0x0000000, 0x0000000, 0x000000},
122 {0, 0x0000000, 0x0000000, 0x000000},
123 {0, 0x0000000, 0x0000000, 0x000000},
124 {0, 0x0000000, 0x0000000, 0x000000},
125 {0, 0x0000000, 0x0000000, 0x000000},
126 {1, 0x0af0000, 0x0af2000, 0x17a000} } },
127 {{{0, 0x0b00000, 0x0b02000, 0x17c000}, /* 11: SQM3*/
128 {0, 0x0000000, 0x0000000, 0x000000},
129 {0, 0x0000000, 0x0000000, 0x000000},
130 {0, 0x0000000, 0x0000000, 0x000000},
131 {0, 0x0000000, 0x0000000, 0x000000},
132 {0, 0x0000000, 0x0000000, 0x000000},
133 {0, 0x0000000, 0x0000000, 0x000000},
134 {0, 0x0000000, 0x0000000, 0x000000},
135 {0, 0x0000000, 0x0000000, 0x000000},
136 {0, 0x0000000, 0x0000000, 0x000000},
137 {0, 0x0000000, 0x0000000, 0x000000},
138 {0, 0x0000000, 0x0000000, 0x000000},
139 {0, 0x0000000, 0x0000000, 0x000000},
140 {0, 0x0000000, 0x0000000, 0x000000},
141 {0, 0x0000000, 0x0000000, 0x000000},
142 {1, 0x0bf0000, 0x0bf2000, 0x17e000} } },
143 {{{1, 0x0c00000, 0x0c04000, 0x1d4000} } },/* 12: I2Q */
144 {{{1, 0x0d00000, 0x0d04000, 0x1a4000} } },/* 13: TMR */
145 {{{1, 0x0e00000, 0x0e04000, 0x1a0000} } },/* 14: ROMUSB */
146 {{{1, 0x0f00000, 0x0f01000, 0x164000} } },/* 15: PEG4 */
147 {{{0, 0x1000000, 0x1004000, 0x1a8000} } },/* 16: XDMA */
148 {{{1, 0x1100000, 0x1101000, 0x160000} } },/* 17: PEG0 */
149 {{{1, 0x1200000, 0x1201000, 0x161000} } },/* 18: PEG1 */
150 {{{1, 0x1300000, 0x1301000, 0x162000} } },/* 19: PEG2 */
151 {{{1, 0x1400000, 0x1401000, 0x163000} } },/* 20: PEG3 */
152 {{{1, 0x1500000, 0x1501000, 0x165000} } },/* 21: P2ND */
153 {{{1, 0x1600000, 0x1601000, 0x166000} } },/* 22: P2NI */
154 {{{0, 0, 0, 0} } }, /* 23: */
155 {{{0, 0, 0, 0} } }, /* 24: */
156 {{{0, 0, 0, 0} } }, /* 25: */
157 {{{0, 0, 0, 0} } }, /* 26: */
158 {{{0, 0, 0, 0} } }, /* 27: */
159 {{{0, 0, 0, 0} } }, /* 28: */
160 {{{1, 0x1d00000, 0x1d10000, 0x190000} } },/* 29: MS */
161 {{{1, 0x1e00000, 0x1e01000, 0x16a000} } },/* 30: P2NR2 */
162 {{{1, 0x1f00000, 0x1f10000, 0x150000} } },/* 31: EPG */
163 {{{0} } }, /* 32: PCI */
164 {{{1, 0x2100000, 0x2102000, 0x120000}, /* 33: PCIE */
165 {1, 0x2110000, 0x2120000, 0x130000},
166 {1, 0x2120000, 0x2122000, 0x124000},
167 {1, 0x2130000, 0x2132000, 0x126000},
168 {1, 0x2140000, 0x2142000, 0x128000},
169 {1, 0x2150000, 0x2152000, 0x12a000},
170 {1, 0x2160000, 0x2170000, 0x110000},
171 {1, 0x2170000, 0x2172000, 0x12e000},
172 {0, 0x0000000, 0x0000000, 0x000000},
173 {0, 0x0000000, 0x0000000, 0x000000},
174 {0, 0x0000000, 0x0000000, 0x000000},
175 {0, 0x0000000, 0x0000000, 0x000000},
176 {0, 0x0000000, 0x0000000, 0x000000},
177 {0, 0x0000000, 0x0000000, 0x000000},
178 {0, 0x0000000, 0x0000000, 0x000000},
179 {0, 0x0000000, 0x0000000, 0x000000} } },
180 {{{1, 0x2200000, 0x2204000, 0x1b0000} } },/* 34: CAM */
186 {{{1, 0x2800000, 0x2804000, 0x1a4000} } },/* 40: TMR */
187 {{{1, 0x2900000, 0x2901000, 0x16b000} } },/* 41: P2NR3 */
188 {{{1, 0x2a00000, 0x2a00400, 0x1ac400} } },/* 42: RPMX1 */
189 {{{1, 0x2b00000, 0x2b00400, 0x1ac800} } },/* 43: RPMX2 */
190 {{{1, 0x2c00000, 0x2c00400, 0x1acc00} } },/* 44: RPMX3 */
191 {{{1, 0x2d00000, 0x2d00400, 0x1ad000} } },/* 45: RPMX4 */
192 {{{1, 0x2e00000, 0x2e00400, 0x1ad400} } },/* 46: RPMX5 */
193 {{{1, 0x2f00000, 0x2f00400, 0x1ad800} } },/* 47: RPMX6 */
194 {{{1, 0x3000000, 0x3000400, 0x1adc00} } },/* 48: RPMX7 */
195 {{{0, 0x3100000, 0x3104000, 0x1a8000} } },/* 49: XDMA */
196 {{{1, 0x3200000, 0x3204000, 0x1d4000} } },/* 50: I2Q */
197 {{{1, 0x3300000, 0x3304000, 0x1a0000} } },/* 51: ROMUSB */
199 {{{1, 0x3500000, 0x3500400, 0x1ac000} } },/* 53: RPMX0 */
200 {{{1, 0x3600000, 0x3600400, 0x1ae000} } },/* 54: RPMX8 */
201 {{{1, 0x3700000, 0x3700400, 0x1ae400} } },/* 55: RPMX9 */
202 {{{1, 0x3800000, 0x3804000, 0x1d0000} } },/* 56: OCM0 */
203 {{{1, 0x3900000, 0x3904000, 0x1b4000} } },/* 57: CRYPTO */
204 {{{1, 0x3a00000, 0x3a04000, 0x1d8000} } },/* 58: SMB */
205 {{{0} } }, /* 59: I2C0 */
206 {{{0} } }, /* 60: I2C1 */
207 {{{1, 0x3d00000, 0x3d04000, 0x1d8000} } },/* 61: LPC */
208 {{{1, 0x3e00000, 0x3e01000, 0x167000} } },/* 62: P2NC */
209 {{{1, 0x3f00000, 0x3f01000, 0x168000} } } /* 63: P2NR0 */
213 * top 12 bits of crb internal address (hub, agent)
215 static unsigned crb_hub_agt
[64] =
218 NETXEN_HW_CRB_HUB_AGT_ADR_PS
,
219 NETXEN_HW_CRB_HUB_AGT_ADR_MN
,
220 NETXEN_HW_CRB_HUB_AGT_ADR_MS
,
222 NETXEN_HW_CRB_HUB_AGT_ADR_SRE
,
223 NETXEN_HW_CRB_HUB_AGT_ADR_NIU
,
224 NETXEN_HW_CRB_HUB_AGT_ADR_QMN
,
225 NETXEN_HW_CRB_HUB_AGT_ADR_SQN0
,
226 NETXEN_HW_CRB_HUB_AGT_ADR_SQN1
,
227 NETXEN_HW_CRB_HUB_AGT_ADR_SQN2
,
228 NETXEN_HW_CRB_HUB_AGT_ADR_SQN3
,
229 NETXEN_HW_CRB_HUB_AGT_ADR_I2Q
,
230 NETXEN_HW_CRB_HUB_AGT_ADR_TIMR
,
231 NETXEN_HW_CRB_HUB_AGT_ADR_ROMUSB
,
232 NETXEN_HW_CRB_HUB_AGT_ADR_PGN4
,
233 NETXEN_HW_CRB_HUB_AGT_ADR_XDMA
,
234 NETXEN_HW_CRB_HUB_AGT_ADR_PGN0
,
235 NETXEN_HW_CRB_HUB_AGT_ADR_PGN1
,
236 NETXEN_HW_CRB_HUB_AGT_ADR_PGN2
,
237 NETXEN_HW_CRB_HUB_AGT_ADR_PGN3
,
238 NETXEN_HW_CRB_HUB_AGT_ADR_PGND
,
239 NETXEN_HW_CRB_HUB_AGT_ADR_PGNI
,
240 NETXEN_HW_CRB_HUB_AGT_ADR_PGS0
,
241 NETXEN_HW_CRB_HUB_AGT_ADR_PGS1
,
242 NETXEN_HW_CRB_HUB_AGT_ADR_PGS2
,
243 NETXEN_HW_CRB_HUB_AGT_ADR_PGS3
,
245 NETXEN_HW_CRB_HUB_AGT_ADR_PGSI
,
246 NETXEN_HW_CRB_HUB_AGT_ADR_SN
,
248 NETXEN_HW_CRB_HUB_AGT_ADR_EG
,
250 NETXEN_HW_CRB_HUB_AGT_ADR_PS
,
251 NETXEN_HW_CRB_HUB_AGT_ADR_CAM
,
257 NETXEN_HW_CRB_HUB_AGT_ADR_TIMR
,
259 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX1
,
260 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX2
,
261 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX3
,
262 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX4
,
263 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX5
,
264 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX6
,
265 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX7
,
266 NETXEN_HW_CRB_HUB_AGT_ADR_XDMA
,
267 NETXEN_HW_CRB_HUB_AGT_ADR_I2Q
,
268 NETXEN_HW_CRB_HUB_AGT_ADR_ROMUSB
,
270 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX0
,
271 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX8
,
272 NETXEN_HW_CRB_HUB_AGT_ADR_RPMX9
,
273 NETXEN_HW_CRB_HUB_AGT_ADR_OCM0
,
275 NETXEN_HW_CRB_HUB_AGT_ADR_SMB
,
276 NETXEN_HW_CRB_HUB_AGT_ADR_I2C0
,
277 NETXEN_HW_CRB_HUB_AGT_ADR_I2C1
,
279 NETXEN_HW_CRB_HUB_AGT_ADR_PGNC
,
283 /* PCI Windowing for DDR regions. */
285 #define ADDR_IN_RANGE(addr, low, high) \
286 (((addr) <= (high)) && ((addr) >= (low)))
288 #define NETXEN_WINDOW_ONE 0x2000000 /*CRB Window: bit 25 of CRB address */
290 #define NETXEN_NIC_ZERO_PAUSE_ADDR 0ULL
291 #define NETXEN_NIC_UNIT_PAUSE_ADDR 0x200ULL
292 #define NETXEN_NIC_EPG_PAUSE_ADDR1 0x2200010000c28001ULL
293 #define NETXEN_NIC_EPG_PAUSE_ADDR2 0x0100088866554433ULL
295 #define NETXEN_NIC_WINDOW_MARGIN 0x100000
297 int netxen_nic_set_mac(struct net_device
*netdev
, void *p
)
299 struct netxen_adapter
*adapter
= netdev_priv(netdev
);
300 struct sockaddr
*addr
= p
;
302 if (netif_running(netdev
))
305 if (!is_valid_ether_addr(addr
->sa_data
))
306 return -EADDRNOTAVAIL
;
308 memcpy(netdev
->dev_addr
, addr
->sa_data
, netdev
->addr_len
);
310 /* For P3, MAC addr is not set in NIU */
311 if (NX_IS_REVISION_P2(adapter
->ahw
.revision_id
))
312 if (adapter
->macaddr_set
)
313 adapter
->macaddr_set(adapter
, addr
->sa_data
);
318 #define NETXEN_UNICAST_ADDR(port, index) \
319 (NETXEN_UNICAST_ADDR_BASE+(port*32)+(index*8))
320 #define NETXEN_MCAST_ADDR(port, index) \
321 (NETXEN_MULTICAST_ADDR_BASE+(port*0x80)+(index*8))
322 #define MAC_HI(addr) \
323 ((addr[2] << 16) | (addr[1] << 8) | (addr[0]))
324 #define MAC_LO(addr) \
325 ((addr[5] << 16) | (addr[4] << 8) | (addr[3]))
328 netxen_nic_enable_mcast_filter(struct netxen_adapter
*adapter
)
331 u16 port
= adapter
->physical_port
;
332 u8
*addr
= adapter
->netdev
->dev_addr
;
334 if (adapter
->mc_enabled
)
337 adapter
->hw_read_wx(adapter
, NETXEN_MAC_ADDR_CNTL_REG
, &val
, 4);
338 val
|= (1UL << (28+port
));
339 adapter
->hw_write_wx(adapter
, NETXEN_MAC_ADDR_CNTL_REG
, &val
, 4);
341 /* add broadcast addr to filter */
343 netxen_crb_writelit_adapter(adapter
, NETXEN_UNICAST_ADDR(port
, 0), val
);
344 netxen_crb_writelit_adapter(adapter
,
345 NETXEN_UNICAST_ADDR(port
, 0)+4, val
);
347 /* add station addr to filter */
349 netxen_crb_writelit_adapter(adapter
, NETXEN_UNICAST_ADDR(port
, 1), val
);
351 netxen_crb_writelit_adapter(adapter
,
352 NETXEN_UNICAST_ADDR(port
, 1)+4, val
);
354 adapter
->mc_enabled
= 1;
359 netxen_nic_disable_mcast_filter(struct netxen_adapter
*adapter
)
362 u16 port
= adapter
->physical_port
;
363 u8
*addr
= adapter
->netdev
->dev_addr
;
365 if (!adapter
->mc_enabled
)
368 adapter
->hw_read_wx(adapter
, NETXEN_MAC_ADDR_CNTL_REG
, &val
, 4);
369 val
&= ~(1UL << (28+port
));
370 adapter
->hw_write_wx(adapter
, NETXEN_MAC_ADDR_CNTL_REG
, &val
, 4);
373 netxen_crb_writelit_adapter(adapter
, NETXEN_UNICAST_ADDR(port
, 0), val
);
375 netxen_crb_writelit_adapter(adapter
,
376 NETXEN_UNICAST_ADDR(port
, 0)+4, val
);
378 netxen_crb_writelit_adapter(adapter
, NETXEN_UNICAST_ADDR(port
, 1), 0);
379 netxen_crb_writelit_adapter(adapter
, NETXEN_UNICAST_ADDR(port
, 1)+4, 0);
381 adapter
->mc_enabled
= 0;
386 netxen_nic_set_mcast_addr(struct netxen_adapter
*adapter
,
390 u16 port
= adapter
->physical_port
;
395 netxen_crb_writelit_adapter(adapter
,
396 NETXEN_MCAST_ADDR(port
, index
), hi
);
397 netxen_crb_writelit_adapter(adapter
,
398 NETXEN_MCAST_ADDR(port
, index
)+4, lo
);
403 void netxen_p2_nic_set_multi(struct net_device
*netdev
)
405 struct netxen_adapter
*adapter
= netdev_priv(netdev
);
406 struct dev_mc_list
*mc_ptr
;
410 memset(null_addr
, 0, 6);
412 if (netdev
->flags
& IFF_PROMISC
) {
414 adapter
->set_promisc(adapter
,
415 NETXEN_NIU_PROMISC_MODE
);
417 /* Full promiscuous mode */
418 netxen_nic_disable_mcast_filter(adapter
);
423 if (netdev
->mc_count
== 0) {
424 adapter
->set_promisc(adapter
,
425 NETXEN_NIU_NON_PROMISC_MODE
);
426 netxen_nic_disable_mcast_filter(adapter
);
430 adapter
->set_promisc(adapter
, NETXEN_NIU_ALLMULTI_MODE
);
431 if (netdev
->flags
& IFF_ALLMULTI
||
432 netdev
->mc_count
> adapter
->max_mc_count
) {
433 netxen_nic_disable_mcast_filter(adapter
);
437 netxen_nic_enable_mcast_filter(adapter
);
439 for (mc_ptr
= netdev
->mc_list
; mc_ptr
; mc_ptr
= mc_ptr
->next
, index
++)
440 netxen_nic_set_mcast_addr(adapter
, index
, mc_ptr
->dmi_addr
);
442 if (index
!= netdev
->mc_count
)
443 printk(KERN_WARNING
"%s: %s multicast address count mismatch\n",
444 netxen_nic_driver_name
, netdev
->name
);
446 /* Clear out remaining addresses */
447 for (; index
< adapter
->max_mc_count
; index
++)
448 netxen_nic_set_mcast_addr(adapter
, index
, null_addr
);
451 static int nx_p3_nic_add_mac(struct netxen_adapter
*adapter
,
452 u8
*addr
, nx_mac_list_t
**add_list
, nx_mac_list_t
**del_list
)
454 nx_mac_list_t
*cur
, *prev
;
456 /* if in del_list, move it to adapter->mac_list */
457 for (cur
= *del_list
, prev
= NULL
; cur
;) {
458 if (memcmp(addr
, cur
->mac_addr
, ETH_ALEN
) == 0) {
460 *del_list
= cur
->next
;
462 prev
->next
= cur
->next
;
463 cur
->next
= adapter
->mac_list
;
464 adapter
->mac_list
= cur
;
471 /* make sure to add each mac address only once */
472 for (cur
= adapter
->mac_list
; cur
; cur
= cur
->next
) {
473 if (memcmp(addr
, cur
->mac_addr
, ETH_ALEN
) == 0)
476 /* not in del_list, create new entry and add to add_list */
477 cur
= kmalloc(sizeof(*cur
), in_atomic()? GFP_ATOMIC
: GFP_KERNEL
);
479 printk(KERN_ERR
"%s: cannot allocate memory. MAC filtering may"
480 "not work properly from now.\n", __func__
);
484 memcpy(cur
->mac_addr
, addr
, ETH_ALEN
);
485 cur
->next
= *add_list
;
491 netxen_send_cmd_descs(struct netxen_adapter
*adapter
,
492 struct cmd_desc_type0
*cmd_desc_arr
, int nr_elements
)
494 uint32_t i
, producer
;
495 struct netxen_cmd_buffer
*pbuf
;
496 struct cmd_desc_type0
*cmd_desc
;
498 if (nr_elements
> MAX_PENDING_DESC_BLOCK_SIZE
|| nr_elements
== 0) {
499 printk(KERN_WARNING
"%s: Too many command descriptors in a "
500 "request\n", __func__
);
506 producer
= adapter
->cmd_producer
;
508 cmd_desc
= &cmd_desc_arr
[i
];
510 pbuf
= &adapter
->cmd_buf_arr
[producer
];
512 pbuf
->frag_count
= 0;
514 /* adapter->ahw.cmd_desc_head[producer] = *cmd_desc; */
515 memcpy(&adapter
->ahw
.cmd_desc_head
[producer
],
516 &cmd_desc_arr
[i
], sizeof(struct cmd_desc_type0
));
518 producer
= get_next_index(producer
,
519 adapter
->max_tx_desc_count
);
522 } while (i
!= nr_elements
);
524 adapter
->cmd_producer
= producer
;
526 /* write producer index to start the xmit */
528 netxen_nic_update_cmd_producer(adapter
, adapter
->cmd_producer
);
533 static int nx_p3_sre_macaddr_change(struct net_device
*dev
,
534 u8
*addr
, unsigned op
)
536 struct netxen_adapter
*adapter
= netdev_priv(dev
);
538 nx_mac_req_t
*mac_req
;
542 memset(&req
, 0, sizeof(nx_nic_req_t
));
543 req
.qhdr
= cpu_to_le64(NX_NIC_REQUEST
<< 23);
545 word
= NX_MAC_EVENT
| ((u64
)adapter
->portnum
<< 16);
546 req
.req_hdr
= cpu_to_le64(word
);
548 mac_req
= (nx_mac_req_t
*)&req
.words
[0];
550 memcpy(mac_req
->mac_addr
, addr
, 6);
552 rv
= netxen_send_cmd_descs(adapter
, (struct cmd_desc_type0
*)&req
, 1);
554 printk(KERN_ERR
"ERROR. Could not send mac update\n");
561 void netxen_p3_nic_set_multi(struct net_device
*netdev
)
563 struct netxen_adapter
*adapter
= netdev_priv(netdev
);
564 nx_mac_list_t
*cur
, *next
, *del_list
, *add_list
= NULL
;
565 struct dev_mc_list
*mc_ptr
;
566 u8 bcast_addr
[ETH_ALEN
] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
567 u32 mode
= VPORT_MISS_MODE_DROP
;
569 del_list
= adapter
->mac_list
;
570 adapter
->mac_list
= NULL
;
572 nx_p3_nic_add_mac(adapter
, netdev
->dev_addr
, &add_list
, &del_list
);
573 nx_p3_nic_add_mac(adapter
, bcast_addr
, &add_list
, &del_list
);
575 if (netdev
->flags
& IFF_PROMISC
) {
576 mode
= VPORT_MISS_MODE_ACCEPT_ALL
;
580 if ((netdev
->flags
& IFF_ALLMULTI
) ||
581 (netdev
->mc_count
> adapter
->max_mc_count
)) {
582 mode
= VPORT_MISS_MODE_ACCEPT_MULTI
;
586 if (netdev
->mc_count
> 0) {
587 for (mc_ptr
= netdev
->mc_list
; mc_ptr
;
588 mc_ptr
= mc_ptr
->next
) {
589 nx_p3_nic_add_mac(adapter
, mc_ptr
->dmi_addr
,
590 &add_list
, &del_list
);
595 adapter
->set_promisc(adapter
, mode
);
596 for (cur
= del_list
; cur
;) {
597 nx_p3_sre_macaddr_change(netdev
, cur
->mac_addr
, NETXEN_MAC_DEL
);
602 for (cur
= add_list
; cur
;) {
603 nx_p3_sre_macaddr_change(netdev
, cur
->mac_addr
, NETXEN_MAC_ADD
);
605 cur
->next
= adapter
->mac_list
;
606 adapter
->mac_list
= cur
;
611 int netxen_p3_nic_set_promisc(struct netxen_adapter
*adapter
, u32 mode
)
616 memset(&req
, 0, sizeof(nx_nic_req_t
));
618 req
.qhdr
= cpu_to_le64(NX_HOST_REQUEST
<< 23);
620 word
= NX_NIC_H2C_OPCODE_PROXY_SET_VPORT_MISS_MODE
|
621 ((u64
)adapter
->portnum
<< 16);
622 req
.req_hdr
= cpu_to_le64(word
);
624 req
.words
[0] = cpu_to_le64(mode
);
626 return netxen_send_cmd_descs(adapter
,
627 (struct cmd_desc_type0
*)&req
, 1);
630 #define NETXEN_CONFIG_INTR_COALESCE 3
633 * Send the interrupt coalescing parameter set by ethtool to the card.
635 int netxen_config_intr_coalesce(struct netxen_adapter
*adapter
)
641 memset(&req
, 0, sizeof(nx_nic_req_t
));
643 req
.qhdr
= cpu_to_le64(NX_NIC_REQUEST
<< 23);
645 word
= NETXEN_CONFIG_INTR_COALESCE
| ((u64
)adapter
->portnum
<< 16);
646 req
.req_hdr
= cpu_to_le64(word
);
648 memcpy(&req
.words
[0], &adapter
->coal
, sizeof(adapter
->coal
));
650 rv
= netxen_send_cmd_descs(adapter
, (struct cmd_desc_type0
*)&req
, 1);
652 printk(KERN_ERR
"ERROR. Could not send "
653 "interrupt coalescing parameters\n");
660 * netxen_nic_change_mtu - Change the Maximum Transfer Unit
661 * @returns 0 on success, negative on failure
664 #define MTU_FUDGE_FACTOR 100
666 int netxen_nic_change_mtu(struct net_device
*netdev
, int mtu
)
668 struct netxen_adapter
*adapter
= netdev_priv(netdev
);
672 if (NX_IS_REVISION_P3(adapter
->ahw
.revision_id
))
673 max_mtu
= P3_MAX_MTU
;
675 max_mtu
= P2_MAX_MTU
;
678 printk(KERN_ERR
"%s: mtu > %d bytes unsupported\n",
679 netdev
->name
, max_mtu
);
683 if (adapter
->set_mtu
)
684 rc
= adapter
->set_mtu(adapter
, mtu
);
692 int netxen_is_flash_supported(struct netxen_adapter
*adapter
)
694 const int locs
[] = { 0, 0x4, 0x100, 0x4000, 0x4128 };
695 int addr
, val01
, val02
, i
, j
;
697 /* if the flash size less than 4Mb, make huge war cry and die */
698 for (j
= 1; j
< 4; j
++) {
699 addr
= j
* NETXEN_NIC_WINDOW_MARGIN
;
700 for (i
= 0; i
< ARRAY_SIZE(locs
); i
++) {
701 if (netxen_rom_fast_read(adapter
, locs
[i
], &val01
) == 0
702 && netxen_rom_fast_read(adapter
, (addr
+ locs
[i
]),
714 static int netxen_get_flash_block(struct netxen_adapter
*adapter
, int base
,
715 int size
, __le32
* buf
)
723 for (i
= 0; i
< size
/ sizeof(u32
); i
++) {
724 if (netxen_rom_fast_read(adapter
, addr
, &v
) == -1)
726 *ptr32
= cpu_to_le32(v
);
730 if ((char *)buf
+ size
> (char *)ptr32
) {
732 if (netxen_rom_fast_read(adapter
, addr
, &v
) == -1)
734 local
= cpu_to_le32(v
);
735 memcpy(ptr32
, &local
, (char *)buf
+ size
- (char *)ptr32
);
741 int netxen_get_flash_mac_addr(struct netxen_adapter
*adapter
, __le64
*mac
)
743 __le32
*pmac
= (__le32
*) mac
;
746 offset
= NETXEN_USER_START
+
747 offsetof(struct netxen_new_user_info
, mac_addr
) +
748 adapter
->portnum
* sizeof(u64
);
750 if (netxen_get_flash_block(adapter
, offset
, sizeof(u64
), pmac
) == -1)
753 if (*mac
== cpu_to_le64(~0ULL)) {
755 offset
= NETXEN_USER_START_OLD
+
756 offsetof(struct netxen_user_old_info
, mac_addr
) +
757 adapter
->portnum
* sizeof(u64
);
759 if (netxen_get_flash_block(adapter
,
760 offset
, sizeof(u64
), pmac
) == -1)
763 if (*mac
== cpu_to_le64(~0ULL))
769 int netxen_p3_get_mac_addr(struct netxen_adapter
*adapter
, __le64
*mac
)
771 uint32_t crbaddr
, mac_hi
, mac_lo
;
772 int pci_func
= adapter
->ahw
.pci_func
;
774 crbaddr
= CRB_MAC_BLOCK_START
+
775 (4 * ((pci_func
/2) * 3)) + (4 * (pci_func
& 1));
777 adapter
->hw_read_wx(adapter
, crbaddr
, &mac_lo
, 4);
778 adapter
->hw_read_wx(adapter
, crbaddr
+4, &mac_hi
, 4);
781 *mac
= le64_to_cpu((mac_lo
>> 16) | ((u64
)mac_hi
<< 16));
783 *mac
= le64_to_cpu((u64
)mac_lo
| ((u64
)mac_hi
<< 32));
788 #define CRB_WIN_LOCK_TIMEOUT 100000000
790 static int crb_win_lock(struct netxen_adapter
*adapter
)
792 int done
= 0, timeout
= 0;
795 /* acquire semaphore3 from PCI HW block */
796 adapter
->hw_read_wx(adapter
,
797 NETXEN_PCIE_REG(PCIE_SEM7_LOCK
), &done
, 4);
800 if (timeout
>= CRB_WIN_LOCK_TIMEOUT
)
805 netxen_crb_writelit_adapter(adapter
,
806 NETXEN_CRB_WIN_LOCK_ID
, adapter
->portnum
);
810 static void crb_win_unlock(struct netxen_adapter
*adapter
)
814 adapter
->hw_read_wx(adapter
,
815 NETXEN_PCIE_REG(PCIE_SEM7_UNLOCK
), &val
, 4);
819 * Changes the CRB window to the specified window.
822 netxen_nic_pci_change_crbwindow_128M(struct netxen_adapter
*adapter
, u32 wndw
)
824 void __iomem
*offset
;
827 uint8_t func
= adapter
->ahw
.pci_func
;
829 if (adapter
->curr_window
== wndw
)
832 * Move the CRB window.
833 * We need to write to the "direct access" region of PCI
834 * to avoid a race condition where the window register has
835 * not been successfully written across CRB before the target
836 * register address is received by PCI. The direct region bypasses
839 offset
= PCI_OFFSET_SECOND_RANGE(adapter
,
840 NETXEN_PCIX_PH_REG(PCIE_CRB_WINDOW_REG(func
)));
843 wndw
= NETXEN_WINDOW_ONE
;
845 writel(wndw
, offset
);
847 /* MUST make sure window is set before we forge on... */
848 while ((tmp
= readl(offset
)) != wndw
) {
849 printk(KERN_WARNING
"%s: %s WARNING: CRB window value not "
850 "registered properly: 0x%08x.\n",
851 netxen_nic_driver_name
, __func__
, tmp
);
858 if (wndw
== NETXEN_WINDOW_ONE
)
859 adapter
->curr_window
= 1;
861 adapter
->curr_window
= 0;
865 * Return -1 if off is not valid,
866 * 1 if window access is needed. 'off' is set to offset from
867 * CRB space in 128M pci map
868 * 0 if no window access is needed. 'off' is set to 2M addr
869 * In: 'off' is offset from base in 128M pci map
872 netxen_nic_pci_get_crb_addr_2M(struct netxen_adapter
*adapter
,
875 unsigned long end
= *off
+ len
;
876 crb_128M_2M_sub_block_map_t
*m
;
879 if (*off
>= NETXEN_CRB_MAX
)
882 if (*off
>= NETXEN_PCI_CAMQM
&& (end
<= NETXEN_PCI_CAMQM_2M_END
)) {
883 *off
= (*off
- NETXEN_PCI_CAMQM
) + NETXEN_PCI_CAMQM_2M_BASE
+
884 (ulong
)adapter
->ahw
.pci_base0
;
888 if (*off
< NETXEN_PCI_CRBSPACE
)
891 *off
-= NETXEN_PCI_CRBSPACE
;
897 m
= &crb_128M_2M_map
[CRB_BLK(*off
)].sub_block
[CRB_SUBBLK(*off
)];
899 if (m
->valid
&& (m
->start_128M
<= *off
) && (m
->end_128M
>= end
)) {
900 *off
= *off
+ m
->start_2M
- m
->start_128M
+
901 (ulong
)adapter
->ahw
.pci_base0
;
906 * Not in direct map, use crb window
912 * In: 'off' is offset from CRB space in 128M pci map
913 * Out: 'off' is 2M pci map addr
914 * side effect: lock crb window
917 netxen_nic_pci_set_crbwindow_2M(struct netxen_adapter
*adapter
, ulong
*off
)
921 adapter
->crb_win
= CRB_HI(*off
);
922 writel(adapter
->crb_win
, (void *)(CRB_WINDOW_2M
+
923 adapter
->ahw
.pci_base0
));
925 * Read back value to make sure write has gone through before trying
928 win_read
= readl((void *)(CRB_WINDOW_2M
+ adapter
->ahw
.pci_base0
));
929 if (win_read
!= adapter
->crb_win
) {
930 printk(KERN_ERR
"%s: Written crbwin (0x%x) != "
931 "Read crbwin (0x%x), off=0x%lx\n",
932 __func__
, adapter
->crb_win
, win_read
, *off
);
934 *off
= (*off
& MASK(16)) + CRB_INDIRECT_2M
+
935 (ulong
)adapter
->ahw
.pci_base0
;
938 int netxen_load_firmware(struct netxen_adapter
*adapter
)
942 u32 flashaddr
= NETXEN_BOOTLD_START
;
944 size
= (NETXEN_IMAGE_START
- NETXEN_BOOTLD_START
)/4;
946 if (NX_IS_REVISION_P2(adapter
->ahw
.revision_id
))
947 adapter
->pci_write_normalize(adapter
,
948 NETXEN_ROMUSB_GLB_CAS_RST
, 1);
950 for (i
= 0; i
< size
; i
++) {
951 if (netxen_rom_fast_read(adapter
, flashaddr
, (int *)&data
) != 0)
954 adapter
->pci_mem_write(adapter
, flashaddr
, &data
, 4);
959 if (NX_IS_REVISION_P3(adapter
->ahw
.revision_id
))
960 adapter
->pci_write_normalize(adapter
,
961 NETXEN_ROMUSB_GLB_SW_RESET
, 0x80001d);
963 adapter
->pci_write_normalize(adapter
,
964 NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL
, 0x3fff);
965 adapter
->pci_write_normalize(adapter
,
966 NETXEN_ROMUSB_GLB_CAS_RST
, 0);
973 netxen_nic_hw_write_wx_128M(struct netxen_adapter
*adapter
,
974 ulong off
, void *data
, int len
)
978 if (ADDR_IN_WINDOW1(off
)) {
979 addr
= NETXEN_CRB_NORMALIZE(adapter
, off
);
980 } else { /* Window 0 */
981 addr
= pci_base_offset(adapter
, off
);
982 netxen_nic_pci_change_crbwindow_128M(adapter
, 0);
985 DPRINTK(INFO
, "writing to base %lx offset %llx addr %p"
986 " data %llx len %d\n",
987 pci_base(adapter
, off
), off
, addr
,
988 *(unsigned long long *)data
, len
);
990 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
996 writeb(*(u8
*) data
, addr
);
999 writew(*(u16
*) data
, addr
);
1002 writel(*(u32
*) data
, addr
);
1005 writeq(*(u64
*) data
, addr
);
1009 "writing data %lx to offset %llx, num words=%d\n",
1010 *(unsigned long *)data
, off
, (len
>> 3));
1012 netxen_nic_hw_block_write64((u64 __iomem
*) data
, addr
,
1016 if (!ADDR_IN_WINDOW1(off
))
1017 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
1023 netxen_nic_hw_read_wx_128M(struct netxen_adapter
*adapter
,
1024 ulong off
, void *data
, int len
)
1028 if (ADDR_IN_WINDOW1(off
)) { /* Window 1 */
1029 addr
= NETXEN_CRB_NORMALIZE(adapter
, off
);
1030 } else { /* Window 0 */
1031 addr
= pci_base_offset(adapter
, off
);
1032 netxen_nic_pci_change_crbwindow_128M(adapter
, 0);
1035 DPRINTK(INFO
, "reading from base %lx offset %llx addr %p\n",
1036 pci_base(adapter
, off
), off
, addr
);
1038 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
1043 *(u8
*) data
= readb(addr
);
1046 *(u16
*) data
= readw(addr
);
1049 *(u32
*) data
= readl(addr
);
1052 *(u64
*) data
= readq(addr
);
1055 netxen_nic_hw_block_read64((u64 __iomem
*) data
, addr
,
1059 DPRINTK(INFO
, "read %lx\n", *(unsigned long *)data
);
1061 if (!ADDR_IN_WINDOW1(off
))
1062 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
1068 netxen_nic_hw_write_wx_2M(struct netxen_adapter
*adapter
,
1069 ulong off
, void *data
, int len
)
1071 unsigned long flags
= 0;
1074 rv
= netxen_nic_pci_get_crb_addr_2M(adapter
, &off
, len
);
1077 printk(KERN_ERR
"%s: invalid offset: 0x%016lx\n",
1084 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1085 crb_win_lock(adapter
);
1086 netxen_nic_pci_set_crbwindow_2M(adapter
, &off
);
1089 DPRINTK(1, INFO
, "write data %lx to offset %llx, len=%d\n",
1090 *(unsigned long *)data
, off
, len
);
1094 writeb(*(uint8_t *)data
, (void *)off
);
1097 writew(*(uint16_t *)data
, (void *)off
);
1100 writel(*(uint32_t *)data
, (void *)off
);
1103 writeq(*(uint64_t *)data
, (void *)off
);
1107 "writing data %lx to offset %llx, num words=%d\n",
1108 *(unsigned long *)data
, off
, (len
>>3));
1112 crb_win_unlock(adapter
);
1113 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1120 netxen_nic_hw_read_wx_2M(struct netxen_adapter
*adapter
,
1121 ulong off
, void *data
, int len
)
1123 unsigned long flags
= 0;
1126 rv
= netxen_nic_pci_get_crb_addr_2M(adapter
, &off
, len
);
1129 printk(KERN_ERR
"%s: invalid offset: 0x%016lx\n",
1136 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1137 crb_win_lock(adapter
);
1138 netxen_nic_pci_set_crbwindow_2M(adapter
, &off
);
1141 DPRINTK(1, INFO
, "read from offset %lx, len=%d\n", off
, len
);
1145 *(uint8_t *)data
= readb((void *)off
);
1148 *(uint16_t *)data
= readw((void *)off
);
1151 *(uint32_t *)data
= readl((void *)off
);
1154 *(uint64_t *)data
= readq((void *)off
);
1160 DPRINTK(1, INFO
, "read %lx\n", *(unsigned long *)data
);
1163 crb_win_unlock(adapter
);
1164 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1170 void netxen_nic_reg_write(struct netxen_adapter
*adapter
, u64 off
, u32 val
)
1172 adapter
->hw_write_wx(adapter
, off
, &val
, 4);
1175 int netxen_nic_reg_read(struct netxen_adapter
*adapter
, u64 off
)
1178 adapter
->hw_read_wx(adapter
, off
, &val
, 4);
1182 /* Change the window to 0, write and change back to window 1. */
1183 void netxen_nic_write_w0(struct netxen_adapter
*adapter
, u32 index
, u32 value
)
1185 adapter
->hw_write_wx(adapter
, index
, &value
, 4);
1188 /* Change the window to 0, read and change back to window 1. */
1189 void netxen_nic_read_w0(struct netxen_adapter
*adapter
, u32 index
, u32
*value
)
1191 adapter
->hw_read_wx(adapter
, index
, value
, 4);
1194 void netxen_nic_write_w1(struct netxen_adapter
*adapter
, u32 index
, u32 value
)
1196 adapter
->hw_write_wx(adapter
, index
, &value
, 4);
1199 void netxen_nic_read_w1(struct netxen_adapter
*adapter
, u32 index
, u32
*value
)
1201 adapter
->hw_read_wx(adapter
, index
, value
, 4);
1205 * check memory access boundary.
1206 * used by test agent. support ddr access only for now
1208 static unsigned long
1209 netxen_nic_pci_mem_bound_check(struct netxen_adapter
*adapter
,
1210 unsigned long long addr
, int size
)
1212 if (!ADDR_IN_RANGE(addr
,
1213 NETXEN_ADDR_DDR_NET
, NETXEN_ADDR_DDR_NET_MAX
) ||
1214 !ADDR_IN_RANGE(addr
+size
-1,
1215 NETXEN_ADDR_DDR_NET
, NETXEN_ADDR_DDR_NET_MAX
) ||
1216 ((size
!= 1) && (size
!= 2) && (size
!= 4) && (size
!= 8))) {
1223 static int netxen_pci_set_window_warning_count
;
1226 netxen_nic_pci_set_window_128M(struct netxen_adapter
*adapter
,
1227 unsigned long long addr
)
1229 void __iomem
*offset
;
1231 unsigned long long qdr_max
;
1232 uint8_t func
= adapter
->ahw
.pci_func
;
1234 if (NX_IS_REVISION_P2(adapter
->ahw
.revision_id
)) {
1235 qdr_max
= NETXEN_ADDR_QDR_NET_MAX_P2
;
1237 qdr_max
= NETXEN_ADDR_QDR_NET_MAX_P3
;
1240 if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_DDR_NET
, NETXEN_ADDR_DDR_NET_MAX
)) {
1241 /* DDR network side */
1242 addr
-= NETXEN_ADDR_DDR_NET
;
1243 window
= (addr
>> 25) & 0x3ff;
1244 if (adapter
->ahw
.ddr_mn_window
!= window
) {
1245 adapter
->ahw
.ddr_mn_window
= window
;
1246 offset
= PCI_OFFSET_SECOND_RANGE(adapter
,
1247 NETXEN_PCIX_PH_REG(PCIE_MN_WINDOW_REG(func
)));
1248 writel(window
, offset
);
1249 /* MUST make sure window is set before we forge on... */
1252 addr
-= (window
* NETXEN_WINDOW_ONE
);
1253 addr
+= NETXEN_PCI_DDR_NET
;
1254 } else if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_OCM0
, NETXEN_ADDR_OCM0_MAX
)) {
1255 addr
-= NETXEN_ADDR_OCM0
;
1256 addr
+= NETXEN_PCI_OCM0
;
1257 } else if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_OCM1
, NETXEN_ADDR_OCM1_MAX
)) {
1258 addr
-= NETXEN_ADDR_OCM1
;
1259 addr
+= NETXEN_PCI_OCM1
;
1260 } else if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_QDR_NET
, qdr_max
)) {
1261 /* QDR network side */
1262 addr
-= NETXEN_ADDR_QDR_NET
;
1263 window
= (addr
>> 22) & 0x3f;
1264 if (adapter
->ahw
.qdr_sn_window
!= window
) {
1265 adapter
->ahw
.qdr_sn_window
= window
;
1266 offset
= PCI_OFFSET_SECOND_RANGE(adapter
,
1267 NETXEN_PCIX_PH_REG(PCIE_SN_WINDOW_REG(func
)));
1268 writel((window
<< 22), offset
);
1269 /* MUST make sure window is set before we forge on... */
1272 addr
-= (window
* 0x400000);
1273 addr
+= NETXEN_PCI_QDR_NET
;
1276 * peg gdb frequently accesses memory that doesn't exist,
1277 * this limits the chit chat so debugging isn't slowed down.
1279 if ((netxen_pci_set_window_warning_count
++ < 8)
1280 || (netxen_pci_set_window_warning_count
% 64 == 0))
1281 printk("%s: Warning:netxen_nic_pci_set_window()"
1282 " Unknown address range!\n",
1283 netxen_nic_driver_name
);
1290 * Note : only 32-bit writes!
1292 int netxen_nic_pci_write_immediate_128M(struct netxen_adapter
*adapter
,
1295 writel(data
, (void __iomem
*)(PCI_OFFSET_SECOND_RANGE(adapter
, off
)));
1299 u32
netxen_nic_pci_read_immediate_128M(struct netxen_adapter
*adapter
, u64 off
)
1301 return readl((void __iomem
*)(pci_base_offset(adapter
, off
)));
1304 void netxen_nic_pci_write_normalize_128M(struct netxen_adapter
*adapter
,
1307 writel(data
, NETXEN_CRB_NORMALIZE(adapter
, off
));
1310 u32
netxen_nic_pci_read_normalize_128M(struct netxen_adapter
*adapter
, u64 off
)
1312 return readl(NETXEN_CRB_NORMALIZE(adapter
, off
));
1316 netxen_nic_pci_set_window_2M(struct netxen_adapter
*adapter
,
1317 unsigned long long addr
)
1322 if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_DDR_NET
, NETXEN_ADDR_DDR_NET_MAX
)) {
1323 /* DDR network side */
1324 window
= MN_WIN(addr
);
1325 adapter
->ahw
.ddr_mn_window
= window
;
1326 adapter
->hw_write_wx(adapter
,
1327 adapter
->ahw
.mn_win_crb
| NETXEN_PCI_CRBSPACE
,
1329 adapter
->hw_read_wx(adapter
,
1330 adapter
->ahw
.mn_win_crb
| NETXEN_PCI_CRBSPACE
,
1332 if ((win_read
<< 17) != window
) {
1333 printk(KERN_INFO
"Written MNwin (0x%x) != "
1334 "Read MNwin (0x%x)\n", window
, win_read
);
1336 addr
= GET_MEM_OFFS_2M(addr
) + NETXEN_PCI_DDR_NET
;
1337 } else if (ADDR_IN_RANGE(addr
,
1338 NETXEN_ADDR_OCM0
, NETXEN_ADDR_OCM0_MAX
)) {
1339 if ((addr
& 0x00ff800) == 0xff800) {
1340 printk("%s: QM access not handled.\n", __func__
);
1344 window
= OCM_WIN(addr
);
1345 adapter
->ahw
.ddr_mn_window
= window
;
1346 adapter
->hw_write_wx(adapter
,
1347 adapter
->ahw
.mn_win_crb
| NETXEN_PCI_CRBSPACE
,
1349 adapter
->hw_read_wx(adapter
,
1350 adapter
->ahw
.mn_win_crb
| NETXEN_PCI_CRBSPACE
,
1352 if ((win_read
>> 7) != window
) {
1353 printk(KERN_INFO
"%s: Written OCMwin (0x%x) != "
1354 "Read OCMwin (0x%x)\n",
1355 __func__
, window
, win_read
);
1357 addr
= GET_MEM_OFFS_2M(addr
) + NETXEN_PCI_OCM0_2M
;
1359 } else if (ADDR_IN_RANGE(addr
,
1360 NETXEN_ADDR_QDR_NET
, NETXEN_ADDR_QDR_NET_MAX_P3
)) {
1361 /* QDR network side */
1362 window
= MS_WIN(addr
);
1363 adapter
->ahw
.qdr_sn_window
= window
;
1364 adapter
->hw_write_wx(adapter
,
1365 adapter
->ahw
.ms_win_crb
| NETXEN_PCI_CRBSPACE
,
1367 adapter
->hw_read_wx(adapter
,
1368 adapter
->ahw
.ms_win_crb
| NETXEN_PCI_CRBSPACE
,
1370 if (win_read
!= window
) {
1371 printk(KERN_INFO
"%s: Written MSwin (0x%x) != "
1372 "Read MSwin (0x%x)\n",
1373 __func__
, window
, win_read
);
1375 addr
= GET_MEM_OFFS_2M(addr
) + NETXEN_PCI_QDR_NET
;
1379 * peg gdb frequently accesses memory that doesn't exist,
1380 * this limits the chit chat so debugging isn't slowed down.
1382 if ((netxen_pci_set_window_warning_count
++ < 8)
1383 || (netxen_pci_set_window_warning_count
%64 == 0)) {
1384 printk("%s: Warning:%s Unknown address range!\n",
1385 __func__
, netxen_nic_driver_name
);
1392 static int netxen_nic_pci_is_same_window(struct netxen_adapter
*adapter
,
1393 unsigned long long addr
)
1396 unsigned long long qdr_max
;
1398 if (NX_IS_REVISION_P2(adapter
->ahw
.revision_id
))
1399 qdr_max
= NETXEN_ADDR_QDR_NET_MAX_P2
;
1401 qdr_max
= NETXEN_ADDR_QDR_NET_MAX_P3
;
1403 if (ADDR_IN_RANGE(addr
,
1404 NETXEN_ADDR_DDR_NET
, NETXEN_ADDR_DDR_NET_MAX
)) {
1405 /* DDR network side */
1406 BUG(); /* MN access can not come here */
1407 } else if (ADDR_IN_RANGE(addr
,
1408 NETXEN_ADDR_OCM0
, NETXEN_ADDR_OCM0_MAX
)) {
1410 } else if (ADDR_IN_RANGE(addr
,
1411 NETXEN_ADDR_OCM1
, NETXEN_ADDR_OCM1_MAX
)) {
1413 } else if (ADDR_IN_RANGE(addr
, NETXEN_ADDR_QDR_NET
, qdr_max
)) {
1414 /* QDR network side */
1415 window
= ((addr
- NETXEN_ADDR_QDR_NET
) >> 22) & 0x3f;
1416 if (adapter
->ahw
.qdr_sn_window
== window
)
1423 static int netxen_nic_pci_mem_read_direct(struct netxen_adapter
*adapter
,
1424 u64 off
, void *data
, int size
)
1426 unsigned long flags
;
1430 uint8_t *mem_ptr
= NULL
;
1431 unsigned long mem_base
;
1432 unsigned long mem_page
;
1434 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1437 * If attempting to access unknown address or straddle hw windows,
1440 start
= adapter
->pci_set_window(adapter
, off
);
1441 if ((start
== -1UL) ||
1442 (netxen_nic_pci_is_same_window(adapter
, off
+size
-1) == 0)) {
1443 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1444 printk(KERN_ERR
"%s out of bound pci memory access. "
1445 "offset is 0x%llx\n", netxen_nic_driver_name
,
1446 (unsigned long long)off
);
1450 addr
= (void *)(pci_base_offset(adapter
, start
));
1452 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1453 mem_base
= pci_resource_start(adapter
->pdev
, 0);
1454 mem_page
= start
& PAGE_MASK
;
1455 /* Map two pages whenever user tries to access addresses in two
1458 if (mem_page
!= ((start
+ size
- 1) & PAGE_MASK
))
1459 mem_ptr
= ioremap(mem_base
+ mem_page
, PAGE_SIZE
* 2);
1461 mem_ptr
= ioremap(mem_base
+ mem_page
, PAGE_SIZE
);
1462 if (mem_ptr
== NULL
) {
1463 *(uint8_t *)data
= 0;
1467 addr
+= start
& (PAGE_SIZE
- 1);
1468 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1473 *(uint8_t *)data
= readb(addr
);
1476 *(uint16_t *)data
= readw(addr
);
1479 *(uint32_t *)data
= readl(addr
);
1482 *(uint64_t *)data
= readq(addr
);
1488 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1489 DPRINTK(1, INFO
, "read %llx\n", *(unsigned long long *)data
);
1497 netxen_nic_pci_mem_write_direct(struct netxen_adapter
*adapter
, u64 off
,
1498 void *data
, int size
)
1500 unsigned long flags
;
1504 uint8_t *mem_ptr
= NULL
;
1505 unsigned long mem_base
;
1506 unsigned long mem_page
;
1508 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1511 * If attempting to access unknown address or straddle hw windows,
1514 start
= adapter
->pci_set_window(adapter
, off
);
1515 if ((start
== -1UL) ||
1516 (netxen_nic_pci_is_same_window(adapter
, off
+size
-1) == 0)) {
1517 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1518 printk(KERN_ERR
"%s out of bound pci memory access. "
1519 "offset is 0x%llx\n", netxen_nic_driver_name
,
1520 (unsigned long long)off
);
1524 addr
= (void *)(pci_base_offset(adapter
, start
));
1526 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1527 mem_base
= pci_resource_start(adapter
->pdev
, 0);
1528 mem_page
= start
& PAGE_MASK
;
1529 /* Map two pages whenever user tries to access addresses in two
1530 * consecutive pages.
1532 if (mem_page
!= ((start
+ size
- 1) & PAGE_MASK
))
1533 mem_ptr
= ioremap(mem_base
+ mem_page
, PAGE_SIZE
*2);
1535 mem_ptr
= ioremap(mem_base
+ mem_page
, PAGE_SIZE
);
1536 if (mem_ptr
== NULL
)
1539 addr
+= start
& (PAGE_SIZE
- 1);
1540 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1545 writeb(*(uint8_t *)data
, addr
);
1548 writew(*(uint16_t *)data
, addr
);
1551 writel(*(uint32_t *)data
, addr
);
1554 writeq(*(uint64_t *)data
, addr
);
1560 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1561 DPRINTK(1, INFO
, "writing data %llx to offset %llx\n",
1562 *(unsigned long long *)data
, start
);
1568 #define MAX_CTL_CHECK 1000
1571 netxen_nic_pci_mem_write_128M(struct netxen_adapter
*adapter
,
1572 u64 off
, void *data
, int size
)
1574 unsigned long flags
, mem_crb
;
1575 int i
, j
, ret
= 0, loop
, sz
[2], off0
;
1577 uint64_t off8
, tmpw
, word
[2] = {0, 0};
1580 * If not MN, go check for MS or invalid.
1582 if (netxen_nic_pci_mem_bound_check(adapter
, off
, size
) == 0)
1583 return netxen_nic_pci_mem_write_direct(adapter
,
1586 off8
= off
& 0xfffffff8;
1588 sz
[0] = (size
< (8 - off0
)) ? size
: (8 - off0
);
1589 sz
[1] = size
- sz
[0];
1590 loop
= ((off0
+ size
- 1) >> 3) + 1;
1591 mem_crb
= (unsigned long)pci_base_offset(adapter
, NETXEN_CRB_DDR_NET
);
1593 if ((size
!= 8) || (off0
!= 0)) {
1594 for (i
= 0; i
< loop
; i
++) {
1595 if (adapter
->pci_mem_read(adapter
,
1596 off8
+ (i
<< 3), &word
[i
], 8))
1603 tmpw
= *((uint8_t *)data
);
1606 tmpw
= *((uint16_t *)data
);
1609 tmpw
= *((uint32_t *)data
);
1613 tmpw
= *((uint64_t *)data
);
1616 word
[0] &= ~((~(~0ULL << (sz
[0] * 8))) << (off0
* 8));
1617 word
[0] |= tmpw
<< (off0
* 8);
1620 word
[1] &= ~(~0ULL << (sz
[1] * 8));
1621 word
[1] |= tmpw
>> (sz
[0] * 8);
1624 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1625 netxen_nic_pci_change_crbwindow_128M(adapter
, 0);
1627 for (i
= 0; i
< loop
; i
++) {
1628 writel((uint32_t)(off8
+ (i
<< 3)),
1629 (void *)(mem_crb
+MIU_TEST_AGT_ADDR_LO
));
1631 (void *)(mem_crb
+MIU_TEST_AGT_ADDR_HI
));
1632 writel(word
[i
] & 0xffffffff,
1633 (void *)(mem_crb
+MIU_TEST_AGT_WRDATA_LO
));
1634 writel((word
[i
] >> 32) & 0xffffffff,
1635 (void *)(mem_crb
+MIU_TEST_AGT_WRDATA_HI
));
1636 writel(MIU_TA_CTL_ENABLE
|MIU_TA_CTL_WRITE
,
1637 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1638 writel(MIU_TA_CTL_START
|MIU_TA_CTL_ENABLE
|MIU_TA_CTL_WRITE
,
1639 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1641 for (j
= 0; j
< MAX_CTL_CHECK
; j
++) {
1643 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1644 if ((temp
& MIU_TA_CTL_BUSY
) == 0)
1648 if (j
>= MAX_CTL_CHECK
) {
1649 printk("%s: %s Fail to write through agent\n",
1650 __func__
, netxen_nic_driver_name
);
1656 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
1657 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1662 netxen_nic_pci_mem_read_128M(struct netxen_adapter
*adapter
,
1663 u64 off
, void *data
, int size
)
1665 unsigned long flags
, mem_crb
;
1666 int i
, j
= 0, k
, start
, end
, loop
, sz
[2], off0
[2];
1668 uint64_t off8
, val
, word
[2] = {0, 0};
1672 * If not MN, go check for MS or invalid.
1674 if (netxen_nic_pci_mem_bound_check(adapter
, off
, size
) == 0)
1675 return netxen_nic_pci_mem_read_direct(adapter
, off
, data
, size
);
1677 off8
= off
& 0xfffffff8;
1678 off0
[0] = off
& 0x7;
1680 sz
[0] = (size
< (8 - off0
[0])) ? size
: (8 - off0
[0]);
1681 sz
[1] = size
- sz
[0];
1682 loop
= ((off0
[0] + size
- 1) >> 3) + 1;
1683 mem_crb
= (unsigned long)pci_base_offset(adapter
, NETXEN_CRB_DDR_NET
);
1685 write_lock_irqsave(&adapter
->adapter_lock
, flags
);
1686 netxen_nic_pci_change_crbwindow_128M(adapter
, 0);
1688 for (i
= 0; i
< loop
; i
++) {
1689 writel((uint32_t)(off8
+ (i
<< 3)),
1690 (void *)(mem_crb
+MIU_TEST_AGT_ADDR_LO
));
1692 (void *)(mem_crb
+MIU_TEST_AGT_ADDR_HI
));
1693 writel(MIU_TA_CTL_ENABLE
,
1694 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1695 writel(MIU_TA_CTL_START
|MIU_TA_CTL_ENABLE
,
1696 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1698 for (j
= 0; j
< MAX_CTL_CHECK
; j
++) {
1700 (void *)(mem_crb
+MIU_TEST_AGT_CTRL
));
1701 if ((temp
& MIU_TA_CTL_BUSY
) == 0)
1705 if (j
>= MAX_CTL_CHECK
) {
1706 printk(KERN_ERR
"%s: %s Fail to read through agent\n",
1707 __func__
, netxen_nic_driver_name
);
1711 start
= off0
[i
] >> 2;
1712 end
= (off0
[i
] + sz
[i
] - 1) >> 2;
1713 for (k
= start
; k
<= end
; k
++) {
1714 word
[i
] |= ((uint64_t) readl(
1716 MIU_TEST_AGT_RDDATA(k
))) << (32*k
));
1720 netxen_nic_pci_change_crbwindow_128M(adapter
, 1);
1721 write_unlock_irqrestore(&adapter
->adapter_lock
, flags
);
1723 if (j
>= MAX_CTL_CHECK
)
1729 val
= ((word
[0] >> (off0
[0] * 8)) & (~(~0ULL << (sz
[0] * 8)))) |
1730 ((word
[1] & (~(~0ULL << (sz
[1] * 8)))) << (sz
[0] * 8));
1735 *(uint8_t *)data
= val
;
1738 *(uint16_t *)data
= val
;
1741 *(uint32_t *)data
= val
;
1744 *(uint64_t *)data
= val
;
1747 DPRINTK(1, INFO
, "read %llx\n", *(unsigned long long *)data
);
1752 netxen_nic_pci_mem_write_2M(struct netxen_adapter
*adapter
,
1753 u64 off
, void *data
, int size
)
1755 int i
, j
, ret
= 0, loop
, sz
[2], off0
;
1757 uint64_t off8
, mem_crb
, tmpw
, word
[2] = {0, 0};
1760 * If not MN, go check for MS or invalid.
1762 if (off
>= NETXEN_ADDR_QDR_NET
&& off
<= NETXEN_ADDR_QDR_NET_MAX_P3
)
1763 mem_crb
= NETXEN_CRB_QDR_NET
;
1765 mem_crb
= NETXEN_CRB_DDR_NET
;
1766 if (netxen_nic_pci_mem_bound_check(adapter
, off
, size
) == 0)
1767 return netxen_nic_pci_mem_write_direct(adapter
,
1771 off8
= off
& 0xfffffff8;
1773 sz
[0] = (size
< (8 - off0
)) ? size
: (8 - off0
);
1774 sz
[1] = size
- sz
[0];
1775 loop
= ((off0
+ size
- 1) >> 3) + 1;
1777 if ((size
!= 8) || (off0
!= 0)) {
1778 for (i
= 0; i
< loop
; i
++) {
1779 if (adapter
->pci_mem_read(adapter
, off8
+ (i
<< 3),
1787 tmpw
= *((uint8_t *)data
);
1790 tmpw
= *((uint16_t *)data
);
1793 tmpw
= *((uint32_t *)data
);
1797 tmpw
= *((uint64_t *)data
);
1801 word
[0] &= ~((~(~0ULL << (sz
[0] * 8))) << (off0
* 8));
1802 word
[0] |= tmpw
<< (off0
* 8);
1805 word
[1] &= ~(~0ULL << (sz
[1] * 8));
1806 word
[1] |= tmpw
>> (sz
[0] * 8);
1810 * don't lock here - write_wx gets the lock if each time
1811 * write_lock_irqsave(&adapter->adapter_lock, flags);
1812 * netxen_nic_pci_change_crbwindow_128M(adapter, 0);
1815 for (i
= 0; i
< loop
; i
++) {
1816 temp
= off8
+ (i
<< 3);
1817 adapter
->hw_write_wx(adapter
,
1818 mem_crb
+MIU_TEST_AGT_ADDR_LO
, &temp
, 4);
1820 adapter
->hw_write_wx(adapter
,
1821 mem_crb
+MIU_TEST_AGT_ADDR_HI
, &temp
, 4);
1822 temp
= word
[i
] & 0xffffffff;
1823 adapter
->hw_write_wx(adapter
,
1824 mem_crb
+MIU_TEST_AGT_WRDATA_LO
, &temp
, 4);
1825 temp
= (word
[i
] >> 32) & 0xffffffff;
1826 adapter
->hw_write_wx(adapter
,
1827 mem_crb
+MIU_TEST_AGT_WRDATA_HI
, &temp
, 4);
1828 temp
= MIU_TA_CTL_ENABLE
| MIU_TA_CTL_WRITE
;
1829 adapter
->hw_write_wx(adapter
,
1830 mem_crb
+MIU_TEST_AGT_CTRL
, &temp
, 4);
1831 temp
= MIU_TA_CTL_START
| MIU_TA_CTL_ENABLE
| MIU_TA_CTL_WRITE
;
1832 adapter
->hw_write_wx(adapter
,
1833 mem_crb
+MIU_TEST_AGT_CTRL
, &temp
, 4);
1835 for (j
= 0; j
< MAX_CTL_CHECK
; j
++) {
1836 adapter
->hw_read_wx(adapter
,
1837 mem_crb
+ MIU_TEST_AGT_CTRL
, &temp
, 4);
1838 if ((temp
& MIU_TA_CTL_BUSY
) == 0)
1842 if (j
>= MAX_CTL_CHECK
) {
1843 printk(KERN_ERR
"%s: Fail to write through agent\n",
1844 netxen_nic_driver_name
);
1851 * netxen_nic_pci_change_crbwindow_128M(adapter, 1);
1852 * write_unlock_irqrestore(&adapter->adapter_lock, flags);
1858 netxen_nic_pci_mem_read_2M(struct netxen_adapter
*adapter
,
1859 u64 off
, void *data
, int size
)
1861 int i
, j
= 0, k
, start
, end
, loop
, sz
[2], off0
[2];
1863 uint64_t off8
, val
, mem_crb
, word
[2] = {0, 0};
1866 * If not MN, go check for MS or invalid.
1869 if (off
>= NETXEN_ADDR_QDR_NET
&& off
<= NETXEN_ADDR_QDR_NET_MAX_P3
)
1870 mem_crb
= NETXEN_CRB_QDR_NET
;
1872 mem_crb
= NETXEN_CRB_DDR_NET
;
1873 if (netxen_nic_pci_mem_bound_check(adapter
, off
, size
) == 0)
1874 return netxen_nic_pci_mem_read_direct(adapter
,
1878 off8
= off
& 0xfffffff8;
1879 off0
[0] = off
& 0x7;
1881 sz
[0] = (size
< (8 - off0
[0])) ? size
: (8 - off0
[0]);
1882 sz
[1] = size
- sz
[0];
1883 loop
= ((off0
[0] + size
- 1) >> 3) + 1;
1886 * don't lock here - write_wx gets the lock if each time
1887 * write_lock_irqsave(&adapter->adapter_lock, flags);
1888 * netxen_nic_pci_change_crbwindow_128M(adapter, 0);
1891 for (i
= 0; i
< loop
; i
++) {
1892 temp
= off8
+ (i
<< 3);
1893 adapter
->hw_write_wx(adapter
,
1894 mem_crb
+ MIU_TEST_AGT_ADDR_LO
, &temp
, 4);
1896 adapter
->hw_write_wx(adapter
,
1897 mem_crb
+ MIU_TEST_AGT_ADDR_HI
, &temp
, 4);
1898 temp
= MIU_TA_CTL_ENABLE
;
1899 adapter
->hw_write_wx(adapter
,
1900 mem_crb
+ MIU_TEST_AGT_CTRL
, &temp
, 4);
1901 temp
= MIU_TA_CTL_START
| MIU_TA_CTL_ENABLE
;
1902 adapter
->hw_write_wx(adapter
,
1903 mem_crb
+ MIU_TEST_AGT_CTRL
, &temp
, 4);
1905 for (j
= 0; j
< MAX_CTL_CHECK
; j
++) {
1906 adapter
->hw_read_wx(adapter
,
1907 mem_crb
+ MIU_TEST_AGT_CTRL
, &temp
, 4);
1908 if ((temp
& MIU_TA_CTL_BUSY
) == 0)
1912 if (j
>= MAX_CTL_CHECK
) {
1913 printk(KERN_ERR
"%s: Fail to read through agent\n",
1914 netxen_nic_driver_name
);
1918 start
= off0
[i
] >> 2;
1919 end
= (off0
[i
] + sz
[i
] - 1) >> 2;
1920 for (k
= start
; k
<= end
; k
++) {
1921 adapter
->hw_read_wx(adapter
,
1922 mem_crb
+ MIU_TEST_AGT_RDDATA(k
), &temp
, 4);
1923 word
[i
] |= ((uint64_t)temp
<< (32 * k
));
1928 * netxen_nic_pci_change_crbwindow_128M(adapter, 1);
1929 * write_unlock_irqrestore(&adapter->adapter_lock, flags);
1932 if (j
>= MAX_CTL_CHECK
)
1938 val
= ((word
[0] >> (off0
[0] * 8)) & (~(~0ULL << (sz
[0] * 8)))) |
1939 ((word
[1] & (~(~0ULL << (sz
[1] * 8)))) << (sz
[0] * 8));
1944 *(uint8_t *)data
= val
;
1947 *(uint16_t *)data
= val
;
1950 *(uint32_t *)data
= val
;
1953 *(uint64_t *)data
= val
;
1956 DPRINTK(1, INFO
, "read %llx\n", *(unsigned long long *)data
);
1961 * Note : only 32-bit writes!
1963 int netxen_nic_pci_write_immediate_2M(struct netxen_adapter
*adapter
,
1966 adapter
->hw_write_wx(adapter
, off
, &data
, 4);
1971 u32
netxen_nic_pci_read_immediate_2M(struct netxen_adapter
*adapter
, u64 off
)
1974 adapter
->hw_read_wx(adapter
, off
, &temp
, 4);
1978 void netxen_nic_pci_write_normalize_2M(struct netxen_adapter
*adapter
,
1981 adapter
->hw_write_wx(adapter
, off
, &data
, 4);
1984 u32
netxen_nic_pci_read_normalize_2M(struct netxen_adapter
*adapter
, u64 off
)
1987 adapter
->hw_read_wx(adapter
, off
, &temp
, 4);
1993 netxen_nic_erase_pxe(struct netxen_adapter
*adapter
)
1995 if (netxen_rom_fast_write(adapter
, NETXEN_PXE_START
, 0) == -1) {
1996 printk(KERN_ERR
"%s: erase pxe failed\n",
1997 netxen_nic_driver_name
);
2004 int netxen_nic_get_board_info(struct netxen_adapter
*adapter
)
2007 int addr
= NETXEN_BRDCFG_START
;
2008 struct netxen_board_info
*boardinfo
;
2012 boardinfo
= &adapter
->ahw
.boardcfg
;
2013 ptr32
= (u32
*) boardinfo
;
2015 for (index
= 0; index
< sizeof(struct netxen_board_info
) / sizeof(u32
);
2017 if (netxen_rom_fast_read(adapter
, addr
, ptr32
) == -1) {
2021 addr
+= sizeof(u32
);
2023 if (boardinfo
->magic
!= NETXEN_BDINFO_MAGIC
) {
2024 printk("%s: ERROR reading %s board config."
2025 " Read %x, expected %x\n", netxen_nic_driver_name
,
2026 netxen_nic_driver_name
,
2027 boardinfo
->magic
, NETXEN_BDINFO_MAGIC
);
2030 if (boardinfo
->header_version
!= NETXEN_BDINFO_VERSION
) {
2031 printk("%s: Unknown board config version."
2032 " Read %x, expected %x\n", netxen_nic_driver_name
,
2033 boardinfo
->header_version
, NETXEN_BDINFO_VERSION
);
2037 if (boardinfo
->board_type
== NETXEN_BRDTYPE_P3_4_GB_MM
) {
2038 u32 gpio
= netxen_nic_reg_read(adapter
,
2039 NETXEN_ROMUSB_GLB_PAD_GPIO_I
);
2040 if ((gpio
& 0x8000) == 0)
2041 boardinfo
->board_type
= NETXEN_BRDTYPE_P3_10G_TP
;
2044 switch ((netxen_brdtype_t
) boardinfo
->board_type
) {
2045 case NETXEN_BRDTYPE_P2_SB35_4G
:
2046 adapter
->ahw
.board_type
= NETXEN_NIC_GBE
;
2048 case NETXEN_BRDTYPE_P2_SB31_10G
:
2049 case NETXEN_BRDTYPE_P2_SB31_10G_IMEZ
:
2050 case NETXEN_BRDTYPE_P2_SB31_10G_HMEZ
:
2051 case NETXEN_BRDTYPE_P2_SB31_10G_CX4
:
2052 case NETXEN_BRDTYPE_P3_HMEZ
:
2053 case NETXEN_BRDTYPE_P3_XG_LOM
:
2054 case NETXEN_BRDTYPE_P3_10G_CX4
:
2055 case NETXEN_BRDTYPE_P3_10G_CX4_LP
:
2056 case NETXEN_BRDTYPE_P3_IMEZ
:
2057 case NETXEN_BRDTYPE_P3_10G_SFP_PLUS
:
2058 case NETXEN_BRDTYPE_P3_10G_SFP_CT
:
2059 case NETXEN_BRDTYPE_P3_10G_SFP_QT
:
2060 case NETXEN_BRDTYPE_P3_10G_XFP
:
2061 case NETXEN_BRDTYPE_P3_10000_BASE_T
:
2062 adapter
->ahw
.board_type
= NETXEN_NIC_XGBE
;
2064 case NETXEN_BRDTYPE_P1_BD
:
2065 case NETXEN_BRDTYPE_P1_SB
:
2066 case NETXEN_BRDTYPE_P1_SMAX
:
2067 case NETXEN_BRDTYPE_P1_SOCK
:
2068 case NETXEN_BRDTYPE_P3_REF_QG
:
2069 case NETXEN_BRDTYPE_P3_4_GB
:
2070 case NETXEN_BRDTYPE_P3_4_GB_MM
:
2071 adapter
->ahw
.board_type
= NETXEN_NIC_GBE
;
2073 case NETXEN_BRDTYPE_P3_10G_TP
:
2074 adapter
->ahw
.board_type
= (adapter
->portnum
< 2) ?
2075 NETXEN_NIC_XGBE
: NETXEN_NIC_GBE
;
2078 printk("%s: Unknown(%x)\n", netxen_nic_driver_name
,
2079 boardinfo
->board_type
);
2087 /* NIU access sections */
2089 int netxen_nic_set_mtu_gb(struct netxen_adapter
*adapter
, int new_mtu
)
2091 new_mtu
+= MTU_FUDGE_FACTOR
;
2092 netxen_nic_write_w0(adapter
,
2093 NETXEN_NIU_GB_MAX_FRAME_SIZE(adapter
->physical_port
),
2098 int netxen_nic_set_mtu_xgb(struct netxen_adapter
*adapter
, int new_mtu
)
2100 new_mtu
+= MTU_FUDGE_FACTOR
;
2101 if (adapter
->physical_port
== 0)
2102 netxen_nic_write_w0(adapter
, NETXEN_NIU_XGE_MAX_FRAME_SIZE
,
2105 netxen_nic_write_w0(adapter
, NETXEN_NIU_XG1_MAX_FRAME_SIZE
,
2111 netxen_crb_writelit_adapter(struct netxen_adapter
*adapter
,
2112 unsigned long off
, int data
)
2114 adapter
->hw_write_wx(adapter
, off
, &data
, 4);
2117 void netxen_nic_set_link_parameters(struct netxen_adapter
*adapter
)
2123 if (!netif_carrier_ok(adapter
->netdev
)) {
2124 adapter
->link_speed
= 0;
2125 adapter
->link_duplex
= -1;
2126 adapter
->link_autoneg
= AUTONEG_ENABLE
;
2130 if (adapter
->ahw
.board_type
== NETXEN_NIC_GBE
) {
2131 adapter
->hw_read_wx(adapter
,
2132 NETXEN_PORT_MODE_ADDR
, &port_mode
, 4);
2133 if (port_mode
== NETXEN_PORT_MODE_802_3_AP
) {
2134 adapter
->link_speed
= SPEED_1000
;
2135 adapter
->link_duplex
= DUPLEX_FULL
;
2136 adapter
->link_autoneg
= AUTONEG_DISABLE
;
2140 if (adapter
->phy_read
2141 && adapter
->phy_read(adapter
,
2142 NETXEN_NIU_GB_MII_MGMT_ADDR_PHY_STATUS
,
2144 if (netxen_get_phy_link(status
)) {
2145 switch (netxen_get_phy_speed(status
)) {
2147 adapter
->link_speed
= SPEED_10
;
2150 adapter
->link_speed
= SPEED_100
;
2153 adapter
->link_speed
= SPEED_1000
;
2156 adapter
->link_speed
= 0;
2159 switch (netxen_get_phy_duplex(status
)) {
2161 adapter
->link_duplex
= DUPLEX_HALF
;
2164 adapter
->link_duplex
= DUPLEX_FULL
;
2167 adapter
->link_duplex
= -1;
2170 if (adapter
->phy_read
2171 && adapter
->phy_read(adapter
,
2172 NETXEN_NIU_GB_MII_MGMT_ADDR_AUTONEG
,
2174 adapter
->link_autoneg
= autoneg
;
2179 adapter
->link_speed
= 0;
2180 adapter
->link_duplex
= -1;
2185 void netxen_nic_flash_print(struct netxen_adapter
*adapter
)
2190 char brd_name
[NETXEN_MAX_SHORT_NAME
];
2191 char serial_num
[32];
2195 struct netxen_board_info
*board_info
= &(adapter
->ahw
.boardcfg
);
2197 adapter
->driver_mismatch
= 0;
2199 ptr32
= (u32
*)&serial_num
;
2200 addr
= NETXEN_USER_START
+
2201 offsetof(struct netxen_new_user_info
, serial_num
);
2202 for (i
= 0; i
< 8; i
++) {
2203 if (netxen_rom_fast_read(adapter
, addr
, ptr32
) == -1) {
2204 printk("%s: ERROR reading %s board userarea.\n",
2205 netxen_nic_driver_name
,
2206 netxen_nic_driver_name
);
2207 adapter
->driver_mismatch
= 1;
2211 addr
+= sizeof(u32
);
2214 adapter
->hw_read_wx(adapter
, NETXEN_FW_VERSION_MAJOR
, &fw_major
, 4);
2215 adapter
->hw_read_wx(adapter
, NETXEN_FW_VERSION_MINOR
, &fw_minor
, 4);
2216 adapter
->hw_read_wx(adapter
, NETXEN_FW_VERSION_SUB
, &fw_build
, 4);
2218 adapter
->fw_major
= fw_major
;
2220 if (adapter
->portnum
== 0) {
2221 get_brd_name_by_type(board_info
->board_type
, brd_name
);
2223 printk(KERN_INFO
"NetXen %s Board S/N %s Chip rev 0x%x\n",
2224 brd_name
, serial_num
, adapter
->ahw
.revision_id
);
2225 printk(KERN_INFO
"NetXen Firmware version %d.%d.%d\n",
2226 fw_major
, fw_minor
, fw_build
);
2229 if (NETXEN_VERSION_CODE(fw_major
, fw_minor
, fw_build
) <
2230 NETXEN_VERSION_CODE(3, 4, 216)) {
2231 adapter
->driver_mismatch
= 1;
2232 printk(KERN_ERR
"%s: firmware version %d.%d.%d unsupported\n",
2233 netxen_nic_driver_name
,
2234 fw_major
, fw_minor
, fw_build
);