?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ALSA: timer: automatically load the high-resolution timer
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / sound / pci / azt3328.c
blob2f3cacbd5528da80cccca5791147d6f516dcdf82
1 /*
2 * azt3328.c - driver for Aztech AZF3328 based soundcards (e.g. PCI168).
3 * Copyright (C) 2002, 2005 - 2009 by Andreas Mohr <andi AT lisas.de>
4 *
5 * Framework borrowed from Bart Hartgers's als4000.c.
6 * Driver developed on PCI168 AP(W) version (PCI rev. 10, subsystem ID 1801),
7 * found in a Fujitsu-Siemens PC ("Cordant", aluminum case).
8 * Other versions are:
9 * PCI168 A(W), sub ID 1800
10 * PCI168 A/AP, sub ID 8000
11 * Please give me feedback in case you try my driver with one of these!!
12 *
13 * Keywords: Windows XP Vista 168nt4-125.zip 168win95-125.zip PCI 168 download
14 * (XP/Vista do not support this card at all but every Linux distribution
15 * has very good support out of the box;
16 * just to make sure that the right people hit this and get to know that,
17 * despite the high level of Internet ignorance - as usual :-P -
18 * about very good support for this card - on Linux!)
19 *
20 * GPL LICENSE
21 * This program is free software; you can redistribute it and/or modify
22 * it under the terms of the GNU General Public License as published by
23 * the Free Software Foundation; either version 2 of the License, or
24 * (at your option) any later version.
25 *
26 * This program is distributed in the hope that it will be useful,
27 * but WITHOUT ANY WARRANTY; without even the implied warranty of
28 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
29 * GNU General Public License for more details.
30
31 * You should have received a copy of the GNU General Public License
32 * along with this program; if not, write to the Free Software
33 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
34 *
35 * NOTES
36 * Since Aztech does not provide any chipset documentation,
37 * even on repeated request to various addresses,
38 * and the answer that was finally given was negative
39 * (and I was stupid enough to manage to get hold of a PCI168 soundcard
40 * in the first place >:-P}),
41 * I was forced to base this driver on reverse engineering
42 * (3 weeks' worth of evenings filled with driver work).
43 * (and no, I did NOT go the easy way: to pick up a SB PCI128 for 9 Euros)
44 *
45 * It is quite likely that the AZF3328 chip is the PCI cousin of the
46 * AZF3318 ("azt1020 pnp", "MM Pro 16") ISA chip, given very similar specs.
47 *
48 * The AZF3328 chip (note: AZF3328, *not* AZT3328, that's just the driver name
49 * for compatibility reasons) from Azfin (joint-venture of Aztech and Fincitec,
50 * Fincitec acquired by National Semiconductor in 2002, together with the
51 * Fincitec-related company ARSmikro) has the following features:
52 *
53 * - compatibility & compliance:
54 * - Microsoft PC 97 ("PC 97 Hardware Design Guide",
55 * http://www.microsoft.com/whdc/archive/pcguides.mspx)
56 * - Microsoft PC 98 Baseline Audio
57 * - MPU401 UART
58 * - Sound Blaster Emulation (DOS Box)
59 * - builtin AC97 conformant codec (SNR over 80dB)
60 * Note that "conformant" != "compliant"!! this chip's mixer register layout
61 * *differs* from the standard AC97 layout:
62 * they chose to not implement the headphone register (which is not a
63 * problem since it's merely optional), yet when doing this, they committed
64 * the grave sin of letting other registers follow immediately instead of
65 * keeping a headphone dummy register, thereby shifting the mixer register
66 * addresses illegally. So far unfortunately it looks like the very flexible
67 * ALSA AC97 support is still not enough to easily compensate for such a
68 * grave layout violation despite all tweaks and quirks mechanisms it offers.
69 * - builtin genuine OPL3 - verified to work fine, 20080506
70 * - full duplex 16bit playback/record at independent sampling rate
71 * - MPU401 (+ legacy address support, claimed by one official spec sheet)
72 * FIXME: how to enable legacy addr??
73 * - game port (legacy address support)
74 * - builtin DirectInput support, helps reduce CPU overhead (interrupt-driven
75 * features supported). - See common term "Digital Enhanced Game Port"...
76 * (probably DirectInput 3.0 spec - confirm)
77 * - builtin 3D enhancement (said to be YAMAHA Ymersion)
78 * - built-in General DirectX timer having a 20 bits counter
79 * with 1us resolution (see below!)
80 * - I2S serial output port for external DAC
81 * [FIXME: 3.3V or 5V level? maximum rate is 66.2kHz right?]
82 * - supports 33MHz PCI spec 2.1, PCI power management 1.0, compliant with ACPI
83 * - supports hardware volume control
84 * - single chip low cost solution (128 pin QFP)
85 * - supports programmable Sub-vendor and Sub-system ID [24C02 SEEPROM chip]
86 * required for Microsoft's logo compliance (FIXME: where?)
87 * At least the Trident 4D Wave DX has one bit somewhere
88 * to enable writes to PCI subsystem VID registers, that should be it.
89 * This might easily be in extended PCI reg space, since PCI168 also has
90 * some custom data starting at 0x80. What kind of config settings
91 * are located in our extended PCI space anyway??
92 * - PCI168 AP(W) card: power amplifier with 4 Watts/channel at 4 Ohms
93 * [TDA1517P chip]
94 *
95 * Note that this driver now is actually *better* than the Windows driver,
96 * since it additionally supports the card's 1MHz DirectX timer - just try
97 * the following snd-seq module parameters etc.:
98 * - options snd-seq seq_default_timer_class=2 seq_default_timer_sclass=0
99 * seq_default_timer_card=0 seq_client_load=1 seq_default_timer_device=0
100 * seq_default_timer_subdevice=0 seq_default_timer_resolution=1000000
101 * - "timidity -iAv -B2,8 -Os -EFreverb=0"
102 * - "pmidi -p 128:0 jazz.mid"
103 *
104 * OPL3 hardware playback testing, try something like:
105 * cat /proc/asound/hwdep
106 * and
107 * aconnect -o
108 * Then use
109 * sbiload -Dhw:x,y --opl3 /usr/share/sounds/opl3/std.o3 ......./drums.o3
110 * where x,y is the xx-yy number as given in hwdep.
111 * Then try
112 * pmidi -p a:b jazz.mid
113 * where a:b is the client number plus 0 usually, as given by aconnect above.
114 * Oh, and make sure to unmute the FM mixer control (doh!)
115 * NOTE: power use during OPL3 playback is _VERY_ high (70W --> 90W!)
116 * despite no CPU activity, possibly due to hindering ACPI idling somehow.
117 * Shouldn't be a problem of the AZF3328 chip itself, I'd hope.
118 * Higher PCM / FM mixer levels seem to conflict (causes crackling),
119 * at least sometimes. Maybe even use with hardware sequencer timer above :)
120 * adplay/adplug-utils might soon offer hardware-based OPL3 playback, too.
121 *
122 * Certain PCI versions of this card are susceptible to DMA traffic underruns
123 * in some systems (resulting in sound crackling/clicking/popping),
124 * probably because they don't have a DMA FIFO buffer or so.
125 * Overview (PCI ID/PCI subID/PCI rev.):
126 * - no DMA crackling on SiS735: 0x50DC/0x1801/16
127 * - unknown performance: 0x50DC/0x1801/10
128 * (well, it's not bad on an Athlon 1800 with now very optimized IRQ handler)
129 *
130 * Crackling happens with VIA chipsets or, in my case, an SiS735, which is
131 * supposed to be very fast and supposed to get rid of crackling much
132 * better than a VIA, yet ironically I still get crackling, like many other
133 * people with the same chipset.
134 * Possible remedies:
135 * - use speaker (amplifier) output instead of headphone output
136 * (in case crackling is due to overloaded output clipping)
137 * - plug card into a different PCI slot, preferrably one that isn't shared
138 * too much (this helps a lot, but not completely!)
139 * - get rid of PCI VGA card, use AGP instead
140 * - upgrade or downgrade BIOS
141 * - fiddle with PCI latency settings (setpci -v -s BUSID latency_timer=XX)
142 * Not too helpful.
143 * - Disable ACPI/power management/"Auto Detect RAM/PCI Clk" in BIOS
144 *
145 * BUGS
146 * - full-duplex might *still* be problematic, however a recent test was fine
147 * - (non-bug) "Bass/Treble or 3D settings don't work" - they do get evaluated
148 * if you set PCM output switch to "pre 3D" instead of "post 3D".
149 * If this can't be set, then get a mixer application that Isn't Stupid (tm)
150 * (e.g. kmix, gamix) - unfortunately several are!!
151 * - locking is not entirely clean, especially the audio stream activity
152 * ints --> may be racy
153 * - an _unconnected_ secondary joystick at the gameport will be reported
154 * to be "active" (floating values, not precisely -1) due to the way we need
155 * to read the Digital Enhanced Game Port. Not sure whether it is fixable.
156 *
157 * TODO
158 * - use PCI_VDEVICE
159 * - verify driver status on x86_64
160 * - test multi-card driver operation
161 * - (ab)use 1MHz DirectX timer as kernel clocksource
162 * - test MPU401 MIDI playback etc.
163 * - add more power micro-management (disable various units of the card
164 * as long as they're unused, to improve audio quality and save power).
165 * However this requires more I/O ports which I haven't figured out yet
166 * and which thus might not even exist...
167 * The standard suspend/resume functionality could probably make use of
168 * some improvement, too...
169 * - figure out what all unknown port bits are responsible for
170 * - figure out some cleverly evil scheme to possibly make ALSA AC97 code
171 * fully accept our quite incompatible ""AC97"" mixer and thus save some
172 * code (but I'm not too optimistic that doing this is possible at all)
173 * - use MMIO (memory-mapped I/O)? Slightly faster access, e.g. for gameport.
174 */
175
176 #include <asm/io.h>
177 #include <linux/init.h>
178 #include <linux/pci.h>
179 #include <linux/delay.h>
180 #include <linux/slab.h>
181 #include <linux/gameport.h>
182 #include <linux/moduleparam.h>
183 #include <linux/dma-mapping.h>
184 #include <sound/core.h>
185 #include <sound/control.h>
186 #include <sound/pcm.h>
187 #include <sound/rawmidi.h>
188 #include <sound/mpu401.h>
189 #include <sound/opl3.h>
190 #include <sound/initval.h>
191 #include "azt3328.h"
192
193 MODULE_AUTHOR("Andreas Mohr <andi AT lisas.de>");
194 MODULE_DESCRIPTION("Aztech AZF3328 (PCI168)");
195 MODULE_LICENSE("GPL");
196 MODULE_SUPPORTED_DEVICE("{{Aztech,AZF3328}}");
197
198 #if defined(CONFIG_GAMEPORT) || (defined(MODULE) && defined(CONFIG_GAMEPORT_MODULE))
199 #define SUPPORT_GAMEPORT 1
200 #endif
201
202 /* === Debug settings ===
203 Further diagnostic functionality than the settings below
204 does not need to be provided, since one can easily write a bash script
205 to dump the card's I/O ports (those listed in lspci -v -v):
206 function dump()
207 {
208 local descr=$1; local addr=$2; local count=$3
209
210 echo "${descr}: ${count} @ ${addr}:"
211 dd if=/dev/port skip=$[${addr}] count=${count} bs=1 2>/dev/null| hexdump -C
212 }
213 and then use something like
214 "dump joy200 0x200 8", "dump mpu388 0x388 4", "dump joy 0xb400 8",
215 "dump codec00 0xa800 32", "dump mixer 0xb800 64", "dump synth 0xbc00 8",
216 possibly within a "while true; do ... sleep 1; done" loop.
217 Tweaking ports could be done using
218 VALSTRING="`printf "%02x" $value`"
219 printf "\x""$VALSTRING"|dd of=/dev/port seek=$[${addr}] bs=1 2>/dev/null
220 */
221
222 #define DEBUG_MISC 0
223 #define DEBUG_CALLS 0
224 #define DEBUG_MIXER 0
225 #define DEBUG_CODEC 0
226 #define DEBUG_IO 0
227 #define DEBUG_TIMER 0
228 #define DEBUG_GAME 0
229 #define DEBUG_PM 0
230 #define MIXER_TESTING 0
231
232 #if DEBUG_MISC
233 #define snd_azf3328_dbgmisc(format, args...) printk(KERN_DEBUG format, ##args)
234 #else
235 #define snd_azf3328_dbgmisc(format, args...)
236 #endif
237
238 #if DEBUG_CALLS
239 #define snd_azf3328_dbgcalls(format, args...) printk(format, ##args)
240 #define snd_azf3328_dbgcallenter() printk(KERN_DEBUG "--> %s\n", __func__)
241 #define snd_azf3328_dbgcallleave() printk(KERN_DEBUG "<-- %s\n", __func__)
242 #else
243 #define snd_azf3328_dbgcalls(format, args...)
244 #define snd_azf3328_dbgcallenter()
245 #define snd_azf3328_dbgcallleave()
246 #endif
247
248 #if DEBUG_MIXER
249 #define snd_azf3328_dbgmixer(format, args...) printk(KERN_DEBUG format, ##args)
250 #else
251 #define snd_azf3328_dbgmixer(format, args...)
252 #endif
253
254 #if DEBUG_CODEC
255 #define snd_azf3328_dbgcodec(format, args...) printk(KERN_DEBUG format, ##args)
256 #else
257 #define snd_azf3328_dbgcodec(format, args...)
258 #endif
259
260 #if DEBUG_MISC
261 #define snd_azf3328_dbgtimer(format, args...) printk(KERN_DEBUG format, ##args)
262 #else
263 #define snd_azf3328_dbgtimer(format, args...)
264 #endif
265
266 #if DEBUG_GAME
267 #define snd_azf3328_dbggame(format, args...) printk(KERN_DEBUG format, ##args)
268 #else
269 #define snd_azf3328_dbggame(format, args...)
270 #endif
271
272 #if DEBUG_PM
273 #define snd_azf3328_dbgpm(format, args...) printk(KERN_DEBUG format, ##args)
274 #else
275 #define snd_azf3328_dbgpm(format, args...)
276 #endif
277
278 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
279 module_param_array(index, int, NULL, 0444);
280 MODULE_PARM_DESC(index, "Index value for AZF3328 soundcard.");
281
282 static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
283 module_param_array(id, charp, NULL, 0444);
284 MODULE_PARM_DESC(id, "ID string for AZF3328 soundcard.");
285
286 static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
287 module_param_array(enable, bool, NULL, 0444);
288 MODULE_PARM_DESC(enable, "Enable AZF3328 soundcard.");
289
290 static int seqtimer_scaling = 128;
291 module_param(seqtimer_scaling, int, 0444);
292 MODULE_PARM_DESC(seqtimer_scaling, "Set 1024000Hz sequencer timer scale factor (lockup danger!). Default 128.");
293
294 struct snd_azf3328_codec_data {
295 unsigned long io_base;
296 struct snd_pcm_substream *substream;
297 bool running;
298 const char *name;
299 };
300
301 enum snd_azf3328_codec_type {
302 AZF_CODEC_PLAYBACK = 0,
303 AZF_CODEC_CAPTURE = 1,
304 AZF_CODEC_I2S_OUT = 2,
305 };
306
307 struct snd_azf3328 {
308 /* often-used fields towards beginning, then grouped */
309
310 unsigned long ctrl_io; /* usually 0xb000, size 128 */
311 unsigned long game_io; /* usually 0xb400, size 8 */
312 unsigned long mpu_io; /* usually 0xb800, size 4 */
313 unsigned long opl3_io; /* usually 0xbc00, size 8 */
314 unsigned long mixer_io; /* usually 0xc000, size 64 */
315
316 spinlock_t reg_lock;
317
318 struct snd_timer *timer;
319
320 struct snd_pcm *pcm[3];
321
322 /* playback, recording and I2S out codecs */
323 struct snd_azf3328_codec_data codecs[3];
324
325 struct snd_card *card;
326 struct snd_rawmidi *rmidi;
327
328 #ifdef SUPPORT_GAMEPORT
329 struct gameport *gameport;
330 u16 axes[4];
331 #endif
332
333 struct pci_dev *pci;
334 int irq;
335
336 /* register 0x6a is write-only, thus need to remember setting.
337 * If we need to add more registers here, then we might try to fold this
338 * into some transparent combined shadow register handling with
339 * CONFIG_PM register storage below, but that's slightly difficult. */
340 u16 shadow_reg_ctrl_6AH;
341
342 #ifdef CONFIG_PM
343 /* register value containers for power management
344 * Note: not always full I/O range preserved (similar to Win driver!) */
345 u32 saved_regs_ctrl[AZF_ALIGN(AZF_IO_SIZE_CTRL_PM) / 4];
346 u32 saved_regs_game[AZF_ALIGN(AZF_IO_SIZE_GAME_PM) / 4];
347 u32 saved_regs_mpu[AZF_ALIGN(AZF_IO_SIZE_MPU_PM) / 4];
348 u32 saved_regs_opl3[AZF_ALIGN(AZF_IO_SIZE_OPL3_PM) / 4];
349 u32 saved_regs_mixer[AZF_ALIGN(AZF_IO_SIZE_MIXER_PM) / 4];
350 #endif
351 };
352
353 static DEFINE_PCI_DEVICE_TABLE(snd_azf3328_ids) = {
354 { 0x122D, 0x50DC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, /* PCI168/3328 */
355 { 0x122D, 0x80DA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, /* 3328 */
356 { 0, }
357 };
358
359 MODULE_DEVICE_TABLE(pci, snd_azf3328_ids);
360
361
362 static int
363 snd_azf3328_io_reg_setb(unsigned reg, u8 mask, bool do_set)
364 {
365 u8 prev = inb(reg), new;
366
367 new = (do_set) ? (prev|mask) : (prev & ~mask);
368 /* we need to always write the new value no matter whether it differs
369 * or not, since some register bits don't indicate their setting */
370 outb(new, reg);
371 if (new != prev)
372 return 1;
373
374 return 0;
375 }
376
377 static inline void
378 snd_azf3328_codec_outb(const struct snd_azf3328_codec_data *codec,
379 unsigned reg,
380 u8 value
381 )
382 {
383 outb(value, codec->io_base + reg);
384 }
385
386 static inline u8
387 snd_azf3328_codec_inb(const struct snd_azf3328_codec_data *codec, unsigned reg)
388 {
389 return inb(codec->io_base + reg);
390 }
391
392 static inline void
393 snd_azf3328_codec_outw(const struct snd_azf3328_codec_data *codec,
394 unsigned reg,
395 u16 value
396 )
397 {
398 outw(value, codec->io_base + reg);
399 }
400
401 static inline u16
402 snd_azf3328_codec_inw(const struct snd_azf3328_codec_data *codec, unsigned reg)
403 {
404 return inw(codec->io_base + reg);
405 }
406
407 static inline void
408 snd_azf3328_codec_outl(const struct snd_azf3328_codec_data *codec,
409 unsigned reg,
410 u32 value
411 )
412 {
413 outl(value, codec->io_base + reg);
414 }
415
416 static inline u32
417 snd_azf3328_codec_inl(const struct snd_azf3328_codec_data *codec, unsigned reg)
418 {
419 return inl(codec->io_base + reg);
420 }
421
422 static inline void
423 snd_azf3328_ctrl_outb(const struct snd_azf3328 *chip, unsigned reg, u8 value)
424 {
425 outb(value, chip->ctrl_io + reg);
426 }
427
428 static inline u8
429 snd_azf3328_ctrl_inb(const struct snd_azf3328 *chip, unsigned reg)
430 {
431 return inb(chip->ctrl_io + reg);
432 }
433
434 static inline void
435 snd_azf3328_ctrl_outw(const struct snd_azf3328 *chip, unsigned reg, u16 value)
436 {
437 outw(value, chip->ctrl_io + reg);
438 }
439
440 static inline void
441 snd_azf3328_ctrl_outl(const struct snd_azf3328 *chip, unsigned reg, u32 value)
442 {
443 outl(value, chip->ctrl_io + reg);
444 }
445
446 static inline void
447 snd_azf3328_game_outb(const struct snd_azf3328 *chip, unsigned reg, u8 value)
448 {
449 outb(value, chip->game_io + reg);
450 }
451
452 static inline void
453 snd_azf3328_game_outw(const struct snd_azf3328 *chip, unsigned reg, u16 value)
454 {
455 outw(value, chip->game_io + reg);
456 }
457
458 static inline u8
459 snd_azf3328_game_inb(const struct snd_azf3328 *chip, unsigned reg)
460 {
461 return inb(chip->game_io + reg);
462 }
463
464 static inline u16
465 snd_azf3328_game_inw(const struct snd_azf3328 *chip, unsigned reg)
466 {
467 return inw(chip->game_io + reg);
468 }
469
470 static inline void
471 snd_azf3328_mixer_outw(const struct snd_azf3328 *chip, unsigned reg, u16 value)
472 {
473 outw(value, chip->mixer_io + reg);
474 }
475
476 static inline u16
477 snd_azf3328_mixer_inw(const struct snd_azf3328 *chip, unsigned reg)
478 {
479 return inw(chip->mixer_io + reg);
480 }
481
482 #define AZF_MUTE_BIT 0x80
483
484 static bool
485 snd_azf3328_mixer_set_mute(const struct snd_azf3328 *chip,
486 unsigned reg, bool do_mute
487 )
488 {
489 unsigned long portbase = chip->mixer_io + reg + 1;
490 bool updated;
491
492 /* the mute bit is on the *second* (i.e. right) register of a
493 * left/right channel setting */
494 updated = snd_azf3328_io_reg_setb(portbase, AZF_MUTE_BIT, do_mute);
495
496 /* indicate whether it was muted before */
497 return (do_mute) ? !updated : updated;
498 }
499
500 static void
501 snd_azf3328_mixer_write_volume_gradually(const struct snd_azf3328 *chip,
502 unsigned reg,
503 unsigned char dst_vol_left,
504 unsigned char dst_vol_right,
505 int chan_sel, int delay
506 )
507 {
508 unsigned long portbase = chip->mixer_io + reg;
509 unsigned char curr_vol_left = 0, curr_vol_right = 0;
510 int left_change = 0, right_change = 0;
511
512 snd_azf3328_dbgcallenter();
513
514 if (chan_sel & SET_CHAN_LEFT) {
515 curr_vol_left = inb(portbase + 1);
516
517 /* take care of muting flag contained in left channel */
518 if (curr_vol_left & AZF_MUTE_BIT)
519 dst_vol_left |= AZF_MUTE_BIT;
520 else
521 dst_vol_left &= ~AZF_MUTE_BIT;
522
523 left_change = (curr_vol_left > dst_vol_left) ? -1 : 1;
524 }
525
526 if (chan_sel & SET_CHAN_RIGHT) {
527 curr_vol_right = inb(portbase + 0);
528
529 right_change = (curr_vol_right > dst_vol_right) ? -1 : 1;
530 }
531
532 do {
533 if (left_change) {
534 if (curr_vol_left != dst_vol_left) {
535 curr_vol_left += left_change;
536 outb(curr_vol_left, portbase + 1);
537 } else
538 left_change = 0;
539 }
540 if (right_change) {
541 if (curr_vol_right != dst_vol_right) {
542 curr_vol_right += right_change;
543
544 /* during volume change, the right channel is crackling
545 * somewhat more than the left channel, unfortunately.
546 * This seems to be a hardware issue. */
547 outb(curr_vol_right, portbase + 0);
548 } else
549 right_change = 0;
550 }
551 if (delay)
552 mdelay(delay);
553 } while ((left_change) || (right_change));
554 snd_azf3328_dbgcallleave();
555 }
556
557 /*
558 * general mixer element
559 */
560 struct azf3328_mixer_reg {
561 unsigned reg;
562 unsigned int lchan_shift, rchan_shift;
563 unsigned int mask;
564 unsigned int invert: 1;
565 unsigned int stereo: 1;
566 unsigned int enum_c: 4;
567 };
568
569 #define COMPOSE_MIXER_REG(reg,lchan_shift,rchan_shift,mask,invert,stereo,enum_c) \
570 ((reg) | (lchan_shift << 8) | (rchan_shift << 12) | \
571 (mask << 16) | \
572 (invert << 24) | \
573 (stereo << 25) | \
574 (enum_c << 26))
575
576 static void snd_azf3328_mixer_reg_decode(struct azf3328_mixer_reg *r, unsigned long val)
577 {
578 r->reg = val & 0xff;
579 r->lchan_shift = (val >> 8) & 0x0f;
580 r->rchan_shift = (val >> 12) & 0x0f;
581 r->mask = (val >> 16) & 0xff;
582 r->invert = (val >> 24) & 1;
583 r->stereo = (val >> 25) & 1;
584 r->enum_c = (val >> 26) & 0x0f;
585 }
586
587 /*
588 * mixer switches/volumes
589 */
590
591 #define AZF3328_MIXER_SWITCH(xname, reg, shift, invert) \
592 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
593 .info = snd_azf3328_info_mixer, \
594 .get = snd_azf3328_get_mixer, .put = snd_azf3328_put_mixer, \
595 .private_value = COMPOSE_MIXER_REG(reg, shift, 0, 0x1, invert, 0, 0), \
596 }
597
598 #define AZF3328_MIXER_VOL_STEREO(xname, reg, mask, invert) \
599 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
600 .info = snd_azf3328_info_mixer, \
601 .get = snd_azf3328_get_mixer, .put = snd_azf3328_put_mixer, \
602 .private_value = COMPOSE_MIXER_REG(reg, 8, 0, mask, invert, 1, 0), \
603 }
604
605 #define AZF3328_MIXER_VOL_MONO(xname, reg, mask, is_right_chan) \
606 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
607 .info = snd_azf3328_info_mixer, \
608 .get = snd_azf3328_get_mixer, .put = snd_azf3328_put_mixer, \
609 .private_value = COMPOSE_MIXER_REG(reg, is_right_chan ? 0 : 8, 0, mask, 1, 0, 0), \
610 }
611
612 #define AZF3328_MIXER_VOL_SPECIAL(xname, reg, mask, shift, invert) \
613 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
614 .info = snd_azf3328_info_mixer, \
615 .get = snd_azf3328_get_mixer, .put = snd_azf3328_put_mixer, \
616 .private_value = COMPOSE_MIXER_REG(reg, shift, 0, mask, invert, 0, 0), \
617 }
618
619 #define AZF3328_MIXER_ENUM(xname, reg, enum_c, shift) \
620 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
621 .info = snd_azf3328_info_mixer_enum, \
622 .get = snd_azf3328_get_mixer_enum, .put = snd_azf3328_put_mixer_enum, \
623 .private_value = COMPOSE_MIXER_REG(reg, shift, 0, 0, 0, 0, enum_c), \
624 }
625
626 static int
627 snd_azf3328_info_mixer(struct snd_kcontrol *kcontrol,
628 struct snd_ctl_elem_info *uinfo)
629 {
630 struct azf3328_mixer_reg reg;
631
632 snd_azf3328_dbgcallenter();
633 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
634 uinfo->type = reg.mask == 1 ?
635 SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
636 uinfo->count = reg.stereo + 1;
637 uinfo->value.integer.min = 0;
638 uinfo->value.integer.max = reg.mask;
639 snd_azf3328_dbgcallleave();
640 return 0;
641 }
642
643 static int
644 snd_azf3328_get_mixer(struct snd_kcontrol *kcontrol,
645 struct snd_ctl_elem_value *ucontrol)
646 {
647 struct snd_azf3328 *chip = snd_kcontrol_chip(kcontrol);
648 struct azf3328_mixer_reg reg;
649 u16 oreg, val;
650
651 snd_azf3328_dbgcallenter();
652 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
653
654 oreg = snd_azf3328_mixer_inw(chip, reg.reg);
655 val = (oreg >> reg.lchan_shift) & reg.mask;
656 if (reg.invert)
657 val = reg.mask - val;
658 ucontrol->value.integer.value[0] = val;
659 if (reg.stereo) {
660 val = (oreg >> reg.rchan_shift) & reg.mask;
661 if (reg.invert)
662 val = reg.mask - val;
663 ucontrol->value.integer.value[1] = val;
664 }
665 snd_azf3328_dbgmixer("get: %02x is %04x -> vol %02lx|%02lx "
666 "(shift %02d|%02d, mask %02x, inv. %d, stereo %d)\n",
667 reg.reg, oreg,
668 ucontrol->value.integer.value[0], ucontrol->value.integer.value[1],
669 reg.lchan_shift, reg.rchan_shift, reg.mask, reg.invert, reg.stereo);
670 snd_azf3328_dbgcallleave();
671 return 0;
672 }
673
674 static int
675 snd_azf3328_put_mixer(struct snd_kcontrol *kcontrol,
676 struct snd_ctl_elem_value *ucontrol)
677 {
678 struct snd_azf3328 *chip = snd_kcontrol_chip(kcontrol);
679 struct azf3328_mixer_reg reg;
680 u16 oreg, nreg, val;
681
682 snd_azf3328_dbgcallenter();
683 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
684 oreg = snd_azf3328_mixer_inw(chip, reg.reg);
685 val = ucontrol->value.integer.value[0] & reg.mask;
686 if (reg.invert)
687 val = reg.mask - val;
688 nreg = oreg & ~(reg.mask << reg.lchan_shift);
689 nreg |= (val << reg.lchan_shift);
690 if (reg.stereo) {
691 val = ucontrol->value.integer.value[1] & reg.mask;
692 if (reg.invert)
693 val = reg.mask - val;
694 nreg &= ~(reg.mask << reg.rchan_shift);
695 nreg |= (val << reg.rchan_shift);
696 }
697 if (reg.mask >= 0x07) /* it's a volume control, so better take care */
698 snd_azf3328_mixer_write_volume_gradually(
699 chip, reg.reg, nreg >> 8, nreg & 0xff,
700 /* just set both channels, doesn't matter */
701 SET_CHAN_LEFT|SET_CHAN_RIGHT,
702 0);
703 else
704 snd_azf3328_mixer_outw(chip, reg.reg, nreg);
705
706 snd_azf3328_dbgmixer("put: %02x to %02lx|%02lx, "
707 "oreg %04x; shift %02d|%02d -> nreg %04x; after: %04x\n",
708 reg.reg, ucontrol->value.integer.value[0], ucontrol->value.integer.value[1],
709 oreg, reg.lchan_shift, reg.rchan_shift,
710 nreg, snd_azf3328_mixer_inw(chip, reg.reg));
711 snd_azf3328_dbgcallleave();
712 return (nreg != oreg);
713 }
714
715 static int
716 snd_azf3328_info_mixer_enum(struct snd_kcontrol *kcontrol,
717 struct snd_ctl_elem_info *uinfo)
718 {
719 static const char * const texts1[] = {
720 "Mic1", "Mic2"
721 };
722 static const char * const texts2[] = {
723 "Mix", "Mic"
724 };
725 static const char * const texts3[] = {
726 "Mic", "CD", "Video", "Aux",
727 "Line", "Mix", "Mix Mono", "Phone"
728 };
729 static const char * const texts4[] = {
730 "pre 3D", "post 3D"
731 };
732 struct azf3328_mixer_reg reg;
733 const char * const *p = NULL;
734
735 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
736 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
737 uinfo->count = (reg.reg == IDX_MIXER_REC_SELECT) ? 2 : 1;
738 uinfo->value.enumerated.items = reg.enum_c;
739 if (uinfo->value.enumerated.item > reg.enum_c - 1U)
740 uinfo->value.enumerated.item = reg.enum_c - 1U;
741 if (reg.reg == IDX_MIXER_ADVCTL2) {
742 switch(reg.lchan_shift) {
743 case 8: /* modem out sel */
744 p = texts1;
745 break;
746 case 9: /* mono sel source */
747 p = texts2;
748 break;
749 case 15: /* PCM Out Path */
750 p = texts4;
751 break;
752 }
753 } else
754 if (reg.reg == IDX_MIXER_REC_SELECT)
755 p = texts3;
756
757 strcpy(uinfo->value.enumerated.name, p[uinfo->value.enumerated.item]);
758 return 0;
759 }
760
761 static int
762 snd_azf3328_get_mixer_enum(struct snd_kcontrol *kcontrol,
763 struct snd_ctl_elem_value *ucontrol)
764 {
765 struct snd_azf3328 *chip = snd_kcontrol_chip(kcontrol);
766 struct azf3328_mixer_reg reg;
767 unsigned short val;
768
769 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
770 val = snd_azf3328_mixer_inw(chip, reg.reg);
771 if (reg.reg == IDX_MIXER_REC_SELECT) {
772 ucontrol->value.enumerated.item[0] = (val >> 8) & (reg.enum_c - 1);
773 ucontrol->value.enumerated.item[1] = (val >> 0) & (reg.enum_c - 1);
774 } else
775 ucontrol->value.enumerated.item[0] = (val >> reg.lchan_shift) & (reg.enum_c - 1);
776
777 snd_azf3328_dbgmixer("get_enum: %02x is %04x -> %d|%d (shift %02d, enum_c %d)\n",
778 reg.reg, val, ucontrol->value.enumerated.item[0], ucontrol->value.enumerated.item[1],
779 reg.lchan_shift, reg.enum_c);
780 return 0;
781 }
782
783 static int
784 snd_azf3328_put_mixer_enum(struct snd_kcontrol *kcontrol,
785 struct snd_ctl_elem_value *ucontrol)
786 {
787 struct snd_azf3328 *chip = snd_kcontrol_chip(kcontrol);
788 struct azf3328_mixer_reg reg;
789 u16 oreg, nreg, val;
790
791 snd_azf3328_mixer_reg_decode(&reg, kcontrol->private_value);
792 oreg = snd_azf3328_mixer_inw(chip, reg.reg);
793 val = oreg;
794 if (reg.reg == IDX_MIXER_REC_SELECT) {
795 if (ucontrol->value.enumerated.item[0] > reg.enum_c - 1U ||
796 ucontrol->value.enumerated.item[1] > reg.enum_c - 1U)
797 return -EINVAL;
798 val = (ucontrol->value.enumerated.item[0] << 8) |
799 (ucontrol->value.enumerated.item[1] << 0);
800 } else {
801 if (ucontrol->value.enumerated.item[0] > reg.enum_c - 1U)
802 return -EINVAL;
803 val &= ~((reg.enum_c - 1) << reg.lchan_shift);
804 val |= (ucontrol->value.enumerated.item[0] << reg.lchan_shift);
805 }
806 snd_azf3328_mixer_outw(chip, reg.reg, val);
807 nreg = val;
808
809 snd_azf3328_dbgmixer("put_enum: %02x to %04x, oreg %04x\n", reg.reg, val, oreg);
810 return (nreg != oreg);
811 }
812
813 static struct snd_kcontrol_new snd_azf3328_mixer_controls[] __devinitdata = {
814 AZF3328_MIXER_SWITCH("Master Playback Switch", IDX_MIXER_PLAY_MASTER, 15, 1),
815 AZF3328_MIXER_VOL_STEREO("Master Playback Volume", IDX_MIXER_PLAY_MASTER, 0x1f, 1),
816 AZF3328_MIXER_SWITCH("PCM Playback Switch", IDX_MIXER_WAVEOUT, 15, 1),
817 AZF3328_MIXER_VOL_STEREO("PCM Playback Volume",
818 IDX_MIXER_WAVEOUT, 0x1f, 1),
819 AZF3328_MIXER_SWITCH("PCM 3D Bypass Playback Switch",
820 IDX_MIXER_ADVCTL2, 7, 1),
821 AZF3328_MIXER_SWITCH("FM Playback Switch", IDX_MIXER_FMSYNTH, 15, 1),
822 AZF3328_MIXER_VOL_STEREO("FM Playback Volume", IDX_MIXER_FMSYNTH, 0x1f, 1),
823 AZF3328_MIXER_SWITCH("CD Playback Switch", IDX_MIXER_CDAUDIO, 15, 1),
824 AZF3328_MIXER_VOL_STEREO("CD Playback Volume", IDX_MIXER_CDAUDIO, 0x1f, 1),
825 AZF3328_MIXER_SWITCH("Capture Switch", IDX_MIXER_REC_VOLUME, 15, 1),
826 AZF3328_MIXER_VOL_STEREO("Capture Volume", IDX_MIXER_REC_VOLUME, 0x0f, 0),
827 AZF3328_MIXER_ENUM("Capture Source", IDX_MIXER_REC_SELECT, 8, 0),
828 AZF3328_MIXER_SWITCH("Mic Playback Switch", IDX_MIXER_MIC, 15, 1),
829 AZF3328_MIXER_VOL_MONO("Mic Playback Volume", IDX_MIXER_MIC, 0x1f, 1),
830 AZF3328_MIXER_SWITCH("Mic Boost (+20dB)", IDX_MIXER_MIC, 6, 0),
831 AZF3328_MIXER_SWITCH("Line Playback Switch", IDX_MIXER_LINEIN, 15, 1),
832 AZF3328_MIXER_VOL_STEREO("Line Playback Volume", IDX_MIXER_LINEIN, 0x1f, 1),
833 AZF3328_MIXER_SWITCH("Beep Playback Switch", IDX_MIXER_PCBEEP, 15, 1),
834 AZF3328_MIXER_VOL_SPECIAL("Beep Playback Volume", IDX_MIXER_PCBEEP, 0x0f, 1, 1),
835 AZF3328_MIXER_SWITCH("Video Playback Switch", IDX_MIXER_VIDEO, 15, 1),
836 AZF3328_MIXER_VOL_STEREO("Video Playback Volume", IDX_MIXER_VIDEO, 0x1f, 1),
837 AZF3328_MIXER_SWITCH("Aux Playback Switch", IDX_MIXER_AUX, 15, 1),
838 AZF3328_MIXER_VOL_STEREO("Aux Playback Volume", IDX_MIXER_AUX, 0x1f, 1),
839 AZF3328_MIXER_SWITCH("Modem Playback Switch", IDX_MIXER_MODEMOUT, 15, 1),
840 AZF3328_MIXER_VOL_MONO("Modem Playback Volume", IDX_MIXER_MODEMOUT, 0x1f, 1),
841 AZF3328_MIXER_SWITCH("Modem Capture Switch", IDX_MIXER_MODEMIN, 15, 1),
842 AZF3328_MIXER_VOL_MONO("Modem Capture Volume", IDX_MIXER_MODEMIN, 0x1f, 1),
843 AZF3328_MIXER_ENUM("Mic Select", IDX_MIXER_ADVCTL2, 2, 8),
844 AZF3328_MIXER_ENUM("Mono Output Select", IDX_MIXER_ADVCTL2, 2, 9),
845 AZF3328_MIXER_ENUM("PCM Output Route", IDX_MIXER_ADVCTL2, 2, 15), /* PCM Out Path, place in front since it controls *both* 3D and Bass/Treble! */
846 AZF3328_MIXER_VOL_SPECIAL("Tone Control - Treble", IDX_MIXER_BASSTREBLE, 0x07, 1, 0),
847 AZF3328_MIXER_VOL_SPECIAL("Tone Control - Bass", IDX_MIXER_BASSTREBLE, 0x07, 9, 0),
848 AZF3328_MIXER_SWITCH("3D Control - Switch", IDX_MIXER_ADVCTL2, 13, 0),
849 AZF3328_MIXER_VOL_SPECIAL("3D Control - Width", IDX_MIXER_ADVCTL1, 0x07, 1, 0), /* "3D Width" */
850 AZF3328_MIXER_VOL_SPECIAL("3D Control - Depth", IDX_MIXER_ADVCTL1, 0x03, 8, 0), /* "Hifi 3D" */
851 #if MIXER_TESTING
852 AZF3328_MIXER_SWITCH("0", IDX_MIXER_ADVCTL2, 0, 0),
853 AZF3328_MIXER_SWITCH("1", IDX_MIXER_ADVCTL2, 1, 0),
854 AZF3328_MIXER_SWITCH("2", IDX_MIXER_ADVCTL2, 2, 0),
855 AZF3328_MIXER_SWITCH("3", IDX_MIXER_ADVCTL2, 3, 0),
856 AZF3328_MIXER_SWITCH("4", IDX_MIXER_ADVCTL2, 4, 0),
857 AZF3328_MIXER_SWITCH("5", IDX_MIXER_ADVCTL2, 5, 0),
858 AZF3328_MIXER_SWITCH("6", IDX_MIXER_ADVCTL2, 6, 0),
859 AZF3328_MIXER_SWITCH("7", IDX_MIXER_ADVCTL2, 7, 0),
860 AZF3328_MIXER_SWITCH("8", IDX_MIXER_ADVCTL2, 8, 0),
861 AZF3328_MIXER_SWITCH("9", IDX_MIXER_ADVCTL2, 9, 0),
862 AZF3328_MIXER_SWITCH("10", IDX_MIXER_ADVCTL2, 10, 0),
863 AZF3328_MIXER_SWITCH("11", IDX_MIXER_ADVCTL2, 11, 0),
864 AZF3328_MIXER_SWITCH("12", IDX_MIXER_ADVCTL2, 12, 0),
865 AZF3328_MIXER_SWITCH("13", IDX_MIXER_ADVCTL2, 13, 0),
866 AZF3328_MIXER_SWITCH("14", IDX_MIXER_ADVCTL2, 14, 0),
867 AZF3328_MIXER_SWITCH("15", IDX_MIXER_ADVCTL2, 15, 0),
868 #endif
869 };
870
871 static u16 __devinitdata snd_azf3328_init_values[][2] = {
872 { IDX_MIXER_PLAY_MASTER, MIXER_MUTE_MASK|0x1f1f },
873 { IDX_MIXER_MODEMOUT, MIXER_MUTE_MASK|0x1f1f },
874 { IDX_MIXER_BASSTREBLE, 0x0000 },
875 { IDX_MIXER_PCBEEP, MIXER_MUTE_MASK|0x1f1f },
876 { IDX_MIXER_MODEMIN, MIXER_MUTE_MASK|0x1f1f },
877 { IDX_MIXER_MIC, MIXER_MUTE_MASK|0x001f },
878 { IDX_MIXER_LINEIN, MIXER_MUTE_MASK|0x1f1f },
879 { IDX_MIXER_CDAUDIO, MIXER_MUTE_MASK|0x1f1f },
880 { IDX_MIXER_VIDEO, MIXER_MUTE_MASK|0x1f1f },
881 { IDX_MIXER_AUX, MIXER_MUTE_MASK|0x1f1f },
882 { IDX_MIXER_WAVEOUT, MIXER_MUTE_MASK|0x1f1f },
883 { IDX_MIXER_FMSYNTH, MIXER_MUTE_MASK|0x1f1f },
884 { IDX_MIXER_REC_VOLUME, MIXER_MUTE_MASK|0x0707 },
885 };
886
887 static int __devinit
888 snd_azf3328_mixer_new(struct snd_azf3328 *chip)
889 {
890 struct snd_card *card;
891 const struct snd_kcontrol_new *sw;
892 unsigned int idx;
893 int err;
894
895 snd_azf3328_dbgcallenter();
896 if (snd_BUG_ON(!chip || !chip->card))
897 return -EINVAL;
898
899 card = chip->card;
900
901 /* mixer reset */
902 snd_azf3328_mixer_outw(chip, IDX_MIXER_RESET, 0x0000);
903
904 /* mute and zero volume channels */
905 for (idx = 0; idx < ARRAY_SIZE(snd_azf3328_init_values); ++idx) {
906 snd_azf3328_mixer_outw(chip,
907 snd_azf3328_init_values[idx][0],
908 snd_azf3328_init_values[idx][1]);
909 }
910
911 /* add mixer controls */
912 sw = snd_azf3328_mixer_controls;
913 for (idx = 0; idx < ARRAY_SIZE(snd_azf3328_mixer_controls);
914 ++idx, ++sw) {
915 if ((err = snd_ctl_add(chip->card, snd_ctl_new1(sw, chip))) < 0)
916 return err;
917 }
918 snd_component_add(card, "AZF3328 mixer");
919 strcpy(card->mixername, "AZF3328 mixer");
920
921 snd_azf3328_dbgcallleave();
922 return 0;
923 }
924
925 static int
926 snd_azf3328_hw_params(struct snd_pcm_substream *substream,
927 struct snd_pcm_hw_params *hw_params)
928 {
929 int res;
930 snd_azf3328_dbgcallenter();
931 res = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
932 snd_azf3328_dbgcallleave();
933 return res;
934 }
935
936 static int
937 snd_azf3328_hw_free(struct snd_pcm_substream *substream)
938 {
939 snd_azf3328_dbgcallenter();
940 snd_pcm_lib_free_pages(substream);
941 snd_azf3328_dbgcallleave();
942 return 0;
943 }
944
945 static void
946 snd_azf3328_codec_setfmt(struct snd_azf3328 *chip,
947 enum snd_azf3328_codec_type codec_type,
948 enum azf_freq_t bitrate,
949 unsigned int format_width,
950 unsigned int channels
951 )
952 {
953 unsigned long flags;
954 const struct snd_azf3328_codec_data *codec = &chip->codecs[codec_type];
955 u16 val = 0xff00;
956
957 snd_azf3328_dbgcallenter();
958 switch (bitrate) {
959 case AZF_FREQ_4000: val |= SOUNDFORMAT_FREQ_SUSPECTED_4000; break;
960 case AZF_FREQ_4800: val |= SOUNDFORMAT_FREQ_SUSPECTED_4800; break;
961 case AZF_FREQ_5512:
962 /* the AZF3328 names it "5510" for some strange reason */
963 val |= SOUNDFORMAT_FREQ_5510; break;
964 case AZF_FREQ_6620: val |= SOUNDFORMAT_FREQ_6620; break;
965 case AZF_FREQ_8000: val |= SOUNDFORMAT_FREQ_8000; break;
966 case AZF_FREQ_9600: val |= SOUNDFORMAT_FREQ_9600; break;
967 case AZF_FREQ_11025: val |= SOUNDFORMAT_FREQ_11025; break;
968 case AZF_FREQ_13240: val |= SOUNDFORMAT_FREQ_SUSPECTED_13240; break;
969 case AZF_FREQ_16000: val |= SOUNDFORMAT_FREQ_16000; break;
970 case AZF_FREQ_22050: val |= SOUNDFORMAT_FREQ_22050; break;
971 case AZF_FREQ_32000: val |= SOUNDFORMAT_FREQ_32000; break;
972 default:
973 snd_printk(KERN_WARNING "unknown bitrate %d, assuming 44.1kHz!\n", bitrate);
974 /* fall-through */
975 case AZF_FREQ_44100: val |= SOUNDFORMAT_FREQ_44100; break;
976 case AZF_FREQ_48000: val |= SOUNDFORMAT_FREQ_48000; break;
977 case AZF_FREQ_66200: val |= SOUNDFORMAT_FREQ_SUSPECTED_66200; break;
978 }
979 /* val = 0xff07; 3m27.993s (65301Hz; -> 64000Hz???) hmm, 66120, 65967, 66123 */
980 /* val = 0xff09; 17m15.098s (13123,478Hz; -> 12000Hz???) hmm, 13237.2Hz? */
981 /* val = 0xff0a; 47m30.599s (4764,891Hz; -> 4800Hz???) yup, 4803Hz */
982 /* val = 0xff0c; 57m0.510s (4010,263Hz; -> 4000Hz???) yup, 4003Hz */
983 /* val = 0xff05; 5m11.556s (... -> 44100Hz) */
984 /* val = 0xff03; 10m21.529s (21872,463Hz; -> 22050Hz???) */
985 /* val = 0xff0f; 20m41.883s (10937,993Hz; -> 11025Hz???) */
986 /* val = 0xff0d; 41m23.135s (5523,600Hz; -> 5512Hz???) */
987 /* val = 0xff0e; 28m30.777s (8017Hz; -> 8000Hz???) */
988
989 if (channels == 2)
990 val |= SOUNDFORMAT_FLAG_2CHANNELS;
991
992 if (format_width == 16)
993 val |= SOUNDFORMAT_FLAG_16BIT;
994
995 spin_lock_irqsave(&chip->reg_lock, flags);
996
997 /* set bitrate/format */
998 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_SOUNDFORMAT, val);
999
1000 /* changing the bitrate/format settings switches off the
1001 * audio output with an annoying click in case of 8/16bit format change
1002 * (maybe shutting down DAC/ADC?), thus immediately
1003 * do some tweaking to reenable it and get rid of the clicking
1004 * (FIXME: yes, it works, but what exactly am I doing here?? :)
1005 * FIXME: does this have some side effects for full-duplex
1006 * or other dramatic side effects? */
1007 if (codec_type == AZF_CODEC_PLAYBACK) /* only do it for playback */
1008 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1009 snd_azf3328_codec_inw(codec, IDX_IO_CODEC_DMA_FLAGS) |
1010 DMA_RUN_SOMETHING1 |
1011 DMA_RUN_SOMETHING2 |
1012 SOMETHING_ALMOST_ALWAYS_SET |
1013 DMA_EPILOGUE_SOMETHING |
1014 DMA_SOMETHING_ELSE
1015 );
1016
1017 spin_unlock_irqrestore(&chip->reg_lock, flags);
1018 snd_azf3328_dbgcallleave();
1019 }
1020
1021 static inline void
1022 snd_azf3328_codec_setfmt_lowpower(struct snd_azf3328 *chip,
1023 enum snd_azf3328_codec_type codec_type
1024 )
1025 {
1026 /* choose lowest frequency for low power consumption.
1027 * While this will cause louder noise due to rather coarse frequency,
1028 * it should never matter since output should always
1029 * get disabled properly when idle anyway. */
1030 snd_azf3328_codec_setfmt(chip, codec_type, AZF_FREQ_4000, 8, 1);
1031 }
1032
1033 static void
1034 snd_azf3328_ctrl_reg_6AH_update(struct snd_azf3328 *chip,
1035 unsigned bitmask,
1036 bool enable
1037 )
1038 {
1039 bool do_mask = !enable;
1040 if (do_mask)
1041 chip->shadow_reg_ctrl_6AH |= bitmask;
1042 else
1043 chip->shadow_reg_ctrl_6AH &= ~bitmask;
1044 snd_azf3328_dbgcodec("6AH_update mask 0x%04x do_mask %d: val 0x%04x\n",
1045 bitmask, do_mask, chip->shadow_reg_ctrl_6AH);
1046 snd_azf3328_ctrl_outw(chip, IDX_IO_6AH, chip->shadow_reg_ctrl_6AH);
1047 }
1048
1049 static inline void
1050 snd_azf3328_ctrl_enable_codecs(struct snd_azf3328 *chip, bool enable)
1051 {
1052 snd_azf3328_dbgcodec("codec_enable %d\n", enable);
1053 /* no idea what exactly is being done here, but I strongly assume it's
1054 * PM related */
1055 snd_azf3328_ctrl_reg_6AH_update(
1056 chip, IO_6A_PAUSE_PLAYBACK_BIT8, enable
1057 );
1058 }
1059
1060 static void
1061 snd_azf3328_ctrl_codec_activity(struct snd_azf3328 *chip,
1062 enum snd_azf3328_codec_type codec_type,
1063 bool enable
1064 )
1065 {
1066 struct snd_azf3328_codec_data *codec = &chip->codecs[codec_type];
1067 bool need_change = (codec->running != enable);
1068
1069 snd_azf3328_dbgcodec(
1070 "codec_activity: %s codec, enable %d, need_change %d\n",
1071 codec->name, enable, need_change
1072 );
1073 if (need_change) {
1074 static const struct {
1075 enum snd_azf3328_codec_type other1;
1076 enum snd_azf3328_codec_type other2;
1077 } peer_codecs[3] =
1078 { { AZF_CODEC_CAPTURE, AZF_CODEC_I2S_OUT },
1079 { AZF_CODEC_PLAYBACK, AZF_CODEC_I2S_OUT },
1080 { AZF_CODEC_PLAYBACK, AZF_CODEC_CAPTURE } };
1081 bool call_function;
1082
1083 if (enable)
1084 /* if enable codec, call enable_codecs func
1085 to enable codec supply... */
1086 call_function = 1;
1087 else {
1088 /* ...otherwise call enable_codecs func
1089 (which globally shuts down operation of codecs)
1090 only in case the other codecs are currently
1091 not active either! */
1092 call_function =
1093 ((!chip->codecs[peer_codecs[codec_type].other1]
1094 .running)
1095 && (!chip->codecs[peer_codecs[codec_type].other2]
1096 .running));
1097 }
1098 if (call_function)
1099 snd_azf3328_ctrl_enable_codecs(chip, enable);
1100
1101 /* ...and adjust clock, too
1102 * (reduce noise and power consumption) */
1103 if (!enable)
1104 snd_azf3328_codec_setfmt_lowpower(
1105 chip,
1106 codec_type
1107 );
1108 codec->running = enable;
1109 }
1110 }
1111
1112 static void
1113 snd_azf3328_codec_setdmaa(struct snd_azf3328 *chip,
1114 enum snd_azf3328_codec_type codec_type,
1115 unsigned long addr,
1116 unsigned int count,
1117 unsigned int size
1118 )
1119 {
1120 const struct snd_azf3328_codec_data *codec = &chip->codecs[codec_type];
1121 snd_azf3328_dbgcallenter();
1122 if (!codec->running) {
1123 /* AZF3328 uses a two buffer pointer DMA transfer approach */
1124
1125 unsigned long flags, addr_area2;
1126
1127 /* width 32bit (prevent overflow): */
1128 u32 count_areas, lengths;
1129
1130 count_areas = size/2;
1131 addr_area2 = addr+count_areas;
1132 snd_azf3328_dbgcodec("setdma: buffers %08lx[%u] / %08lx[%u]\n",
1133 addr, count_areas, addr_area2, count_areas);
1134
1135 count_areas--; /* max. index */
1136
1137 /* build combined I/O buffer length word */
1138 lengths = (count_areas << 16) | (count_areas);
1139 spin_lock_irqsave(&chip->reg_lock, flags);
1140 snd_azf3328_codec_outl(codec, IDX_IO_CODEC_DMA_START_1, addr);
1141 snd_azf3328_codec_outl(codec, IDX_IO_CODEC_DMA_START_2,
1142 addr_area2);
1143 snd_azf3328_codec_outl(codec, IDX_IO_CODEC_DMA_LENGTHS,
1144 lengths);
1145 spin_unlock_irqrestore(&chip->reg_lock, flags);
1146 }
1147 snd_azf3328_dbgcallleave();
1148 }
1149
1150 static int
1151 snd_azf3328_codec_prepare(struct snd_pcm_substream *substream)
1152 {
1153 #if 0
1154 struct snd_azf3328 *chip = snd_pcm_substream_chip(substream);
1155 struct snd_pcm_runtime *runtime = substream->runtime;
1156 unsigned int size = snd_pcm_lib_buffer_bytes(substream);
1157 unsigned int count = snd_pcm_lib_period_bytes(substream);
1158 #endif
1159
1160 snd_azf3328_dbgcallenter();
1161 #if 0
1162 snd_azf3328_codec_setfmt(chip, AZF_CODEC_...,
1163 runtime->rate,
1164 snd_pcm_format_width(runtime->format),
1165 runtime->channels);
1166 snd_azf3328_codec_setdmaa(chip, AZF_CODEC_...,
1167 runtime->dma_addr, count, size);
1168 #endif
1169 snd_azf3328_dbgcallleave();
1170 return 0;
1171 }
1172
1173 static int
1174 snd_azf3328_codec_trigger(enum snd_azf3328_codec_type codec_type,
1175 struct snd_pcm_substream *substream, int cmd)
1176 {
1177 struct snd_azf3328 *chip = snd_pcm_substream_chip(substream);
1178 const struct snd_azf3328_codec_data *codec = &chip->codecs[codec_type];
1179 struct snd_pcm_runtime *runtime = substream->runtime;
1180 int result = 0;
1181 u16 flags1;
1182 bool previously_muted = 0;
1183 bool is_playback_codec = (AZF_CODEC_PLAYBACK == codec_type);
1184
1185 snd_azf3328_dbgcalls("snd_azf3328_codec_trigger cmd %d\n", cmd);
1186
1187 switch (cmd) {
1188 case SNDRV_PCM_TRIGGER_START:
1189 snd_azf3328_dbgcodec("START %s\n", codec->name);
1190
1191 if (is_playback_codec) {
1192 /* mute WaveOut (avoid clicking during setup) */
1193 previously_muted =
1194 snd_azf3328_mixer_set_mute(
1195 chip, IDX_MIXER_WAVEOUT, 1
1196 );
1197 }
1198
1199 snd_azf3328_codec_setfmt(chip, codec_type,
1200 runtime->rate,
1201 snd_pcm_format_width(runtime->format),
1202 runtime->channels);
1203
1204 spin_lock(&chip->reg_lock);
1205 /* first, remember current value: */
1206 flags1 = snd_azf3328_codec_inw(codec, IDX_IO_CODEC_DMA_FLAGS);
1207
1208 /* stop transfer */
1209 flags1 &= ~DMA_RESUME;
1210 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1211
1212 /* FIXME: clear interrupts or what??? */
1213 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_IRQTYPE, 0xffff);
1214 spin_unlock(&chip->reg_lock);
1215
1216 snd_azf3328_codec_setdmaa(chip, codec_type, runtime->dma_addr,
1217 snd_pcm_lib_period_bytes(substream),
1218 snd_pcm_lib_buffer_bytes(substream)
1219 );
1220
1221 spin_lock(&chip->reg_lock);
1222 #ifdef WIN9X
1223 /* FIXME: enable playback/recording??? */
1224 flags1 |= DMA_RUN_SOMETHING1 | DMA_RUN_SOMETHING2;
1225 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1226
1227 /* start transfer again */
1228 /* FIXME: what is this value (0x0010)??? */
1229 flags1 |= DMA_RESUME | DMA_EPILOGUE_SOMETHING;
1230 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1231 #else /* NT4 */
1232 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1233 0x0000);
1234 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1235 DMA_RUN_SOMETHING1);
1236 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1237 DMA_RUN_SOMETHING1 |
1238 DMA_RUN_SOMETHING2);
1239 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1240 DMA_RESUME |
1241 SOMETHING_ALMOST_ALWAYS_SET |
1242 DMA_EPILOGUE_SOMETHING |
1243 DMA_SOMETHING_ELSE);
1244 #endif
1245 spin_unlock(&chip->reg_lock);
1246 snd_azf3328_ctrl_codec_activity(chip, codec_type, 1);
1247
1248 if (is_playback_codec) {
1249 /* now unmute WaveOut */
1250 if (!previously_muted)
1251 snd_azf3328_mixer_set_mute(
1252 chip, IDX_MIXER_WAVEOUT, 0
1253 );
1254 }
1255
1256 snd_azf3328_dbgcodec("STARTED %s\n", codec->name);
1257 break;
1258 case SNDRV_PCM_TRIGGER_RESUME:
1259 snd_azf3328_dbgcodec("RESUME %s\n", codec->name);
1260 /* resume codec if we were active */
1261 spin_lock(&chip->reg_lock);
1262 if (codec->running)
1263 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1264 snd_azf3328_codec_inw(
1265 codec, IDX_IO_CODEC_DMA_FLAGS
1266 ) | DMA_RESUME
1267 );
1268 spin_unlock(&chip->reg_lock);
1269 break;
1270 case SNDRV_PCM_TRIGGER_STOP:
1271 snd_azf3328_dbgcodec("STOP %s\n", codec->name);
1272
1273 if (is_playback_codec) {
1274 /* mute WaveOut (avoid clicking during setup) */
1275 previously_muted =
1276 snd_azf3328_mixer_set_mute(
1277 chip, IDX_MIXER_WAVEOUT, 1
1278 );
1279 }
1280
1281 spin_lock(&chip->reg_lock);
1282 /* first, remember current value: */
1283 flags1 = snd_azf3328_codec_inw(codec, IDX_IO_CODEC_DMA_FLAGS);
1284
1285 /* stop transfer */
1286 flags1 &= ~DMA_RESUME;
1287 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1288
1289 /* hmm, is this really required? we're resetting the same bit
1290 * immediately thereafter... */
1291 flags1 |= DMA_RUN_SOMETHING1;
1292 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1293
1294 flags1 &= ~DMA_RUN_SOMETHING1;
1295 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS, flags1);
1296 spin_unlock(&chip->reg_lock);
1297 snd_azf3328_ctrl_codec_activity(chip, codec_type, 0);
1298
1299 if (is_playback_codec) {
1300 /* now unmute WaveOut */
1301 if (!previously_muted)
1302 snd_azf3328_mixer_set_mute(
1303 chip, IDX_MIXER_WAVEOUT, 0
1304 );
1305 }
1306
1307 snd_azf3328_dbgcodec("STOPPED %s\n", codec->name);
1308 break;
1309 case SNDRV_PCM_TRIGGER_SUSPEND:
1310 snd_azf3328_dbgcodec("SUSPEND %s\n", codec->name);
1311 /* make sure codec is stopped */
1312 snd_azf3328_codec_outw(codec, IDX_IO_CODEC_DMA_FLAGS,
1313 snd_azf3328_codec_inw(
1314 codec, IDX_IO_CODEC_DMA_FLAGS
1315 ) & ~DMA_RESUME
1316 );
1317 break;
1318 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
1319 snd_printk(KERN_ERR "FIXME: SNDRV_PCM_TRIGGER_PAUSE_PUSH NIY!\n");
1320 break;
1321 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1322 snd_printk(KERN_ERR "FIXME: SNDRV_PCM_TRIGGER_PAUSE_RELEASE NIY!\n");
1323 break;
1324 default:
1325 snd_printk(KERN_ERR "FIXME: unknown trigger mode!\n");
1326 return -EINVAL;
1327 }
1328
1329 snd_azf3328_dbgcallleave();
1330 return result;
1331 }
1332
1333 static int
1334 snd_azf3328_codec_playback_trigger(struct snd_pcm_substream *substream, int cmd)
1335 {
1336 return snd_azf3328_codec_trigger(AZF_CODEC_PLAYBACK, substream, cmd);
1337 }
1338
1339 static int
1340 snd_azf3328_codec_capture_trigger(struct snd_pcm_substream *substream, int cmd)
1341 {
1342 return snd_azf3328_codec_trigger(AZF_CODEC_CAPTURE, substream, cmd);
1343 }
1344
1345 static int
1346 snd_azf3328_codec_i2s_out_trigger(struct snd_pcm_substream *substream, int cmd)
1347 {
1348 return snd_azf3328_codec_trigger(AZF_CODEC_I2S_OUT, substream, cmd);
1349 }
1350
1351 static snd_pcm_uframes_t
1352 snd_azf3328_codec_pointer(struct snd_pcm_substream *substream,
1353 enum snd_azf3328_codec_type codec_type
1354 )
1355 {
1356 const struct snd_azf3328 *chip = snd_pcm_substream_chip(substream);
1357 const struct snd_azf3328_codec_data *codec = &chip->codecs[codec_type];
1358 unsigned long bufptr, result;
1359 snd_pcm_uframes_t frmres;
1360
1361 #ifdef QUERY_HARDWARE
1362 bufptr = snd_azf3328_codec_inl(codec, IDX_IO_CODEC_DMA_START_1);
1363 #else
1364 bufptr = substream->runtime->dma_addr;
1365 #endif
1366 result = snd_azf3328_codec_inl(codec, IDX_IO_CODEC_DMA_CURRPOS);
1367
1368 /* calculate offset */
1369 result -= bufptr;
1370 frmres = bytes_to_frames( substream->runtime, result);
1371 snd_azf3328_dbgcodec("%s @ 0x%8lx, frames %8ld\n",
1372 codec->name, result, frmres);
1373 return frmres;
1374 }
1375
1376 static snd_pcm_uframes_t
1377 snd_azf3328_codec_playback_pointer(struct snd_pcm_substream *substream)
1378 {
1379 return snd_azf3328_codec_pointer(substream, AZF_CODEC_PLAYBACK);
1380 }
1381
1382 static snd_pcm_uframes_t
1383 snd_azf3328_codec_capture_pointer(struct snd_pcm_substream *substream)
1384 {
1385 return snd_azf3328_codec_pointer(substream, AZF_CODEC_CAPTURE);
1386 }
1387
1388 static snd_pcm_uframes_t
1389 snd_azf3328_codec_i2s_out_pointer(struct snd_pcm_substream *substream)
1390 {
1391 return snd_azf3328_codec_pointer(substream, AZF_CODEC_I2S_OUT);
1392 }
1393
1394 /******************************************************************/
1395
1396 #ifdef SUPPORT_GAMEPORT
1397 static inline void
1398 snd_azf3328_gameport_irq_enable(struct snd_azf3328 *chip,
1399 bool enable
1400 )
1401 {
1402 snd_azf3328_io_reg_setb(
1403 chip->game_io+IDX_GAME_HWCONFIG,
1404 GAME_HWCFG_IRQ_ENABLE,
1405 enable
1406 );
1407 }
1408
1409 static inline void
1410 snd_azf3328_gameport_legacy_address_enable(struct snd_azf3328 *chip,
1411 bool enable
1412 )
1413 {
1414 snd_azf3328_io_reg_setb(
1415 chip->game_io+IDX_GAME_HWCONFIG,
1416 GAME_HWCFG_LEGACY_ADDRESS_ENABLE,
1417 enable
1418 );
1419 }
1420
1421 static void
1422 snd_azf3328_gameport_set_counter_frequency(struct snd_azf3328 *chip,
1423 unsigned int freq_cfg
1424 )
1425 {
1426 snd_azf3328_io_reg_setb(
1427 chip->game_io+IDX_GAME_HWCONFIG,
1428 0x02,
1429 (freq_cfg & 1) != 0
1430 );
1431 snd_azf3328_io_reg_setb(
1432 chip->game_io+IDX_GAME_HWCONFIG,
1433 0x04,
1434 (freq_cfg & 2) != 0
1435 );
1436 }
1437
1438 static inline void
1439 snd_azf3328_gameport_axis_circuit_enable(struct snd_azf3328 *chip, bool enable)
1440 {
1441 snd_azf3328_ctrl_reg_6AH_update(
1442 chip, IO_6A_SOMETHING2_GAMEPORT, enable
1443 );
1444 }
1445
1446 static inline void
1447 snd_azf3328_gameport_interrupt(struct snd_azf3328 *chip)
1448 {
1449 /*
1450 * skeleton handler only
1451 * (we do not want axis reading in interrupt handler - too much load!)
1452 */
1453 snd_azf3328_dbggame("gameport irq\n");
1454
1455 /* this should ACK the gameport IRQ properly, hopefully. */
1456 snd_azf3328_game_inw(chip, IDX_GAME_AXIS_VALUE);
1457 }
1458
1459 static int
1460 snd_azf3328_gameport_open(struct gameport *gameport, int mode)
1461 {
1462 struct snd_azf3328 *chip = gameport_get_port_data(gameport);
1463 int res;
1464
1465 snd_azf3328_dbggame("gameport_open, mode %d\n", mode);
1466 switch (mode) {
1467 case GAMEPORT_MODE_COOKED:
1468 case GAMEPORT_MODE_RAW:
1469 res = 0;
1470 break;
1471 default:
1472 res = -1;
1473 break;
1474 }
1475
1476 snd_azf3328_gameport_set_counter_frequency(chip,
1477 GAME_HWCFG_ADC_COUNTER_FREQ_STD);
1478 snd_azf3328_gameport_axis_circuit_enable(chip, (res == 0));
1479
1480 return res;
1481 }
1482
1483 static void
1484 snd_azf3328_gameport_close(struct gameport *gameport)
1485 {
1486 struct snd_azf3328 *chip = gameport_get_port_data(gameport);
1487
1488 snd_azf3328_dbggame("gameport_close\n");
1489 snd_azf3328_gameport_set_counter_frequency(chip,
1490 GAME_HWCFG_ADC_COUNTER_FREQ_1_200);
1491 snd_azf3328_gameport_axis_circuit_enable(chip, 0);
1492 }
1493
1494 static int
1495 snd_azf3328_gameport_cooked_read(struct gameport *gameport,
1496 int *axes,
1497 int *buttons
1498 )
1499 {
1500 struct snd_azf3328 *chip = gameport_get_port_data(gameport);
1501 int i;
1502 u8 val;
1503 unsigned long flags;
1504
1505 if (snd_BUG_ON(!chip))
1506 return 0;
1507
1508 spin_lock_irqsave(&chip->reg_lock, flags);
1509 val = snd_azf3328_game_inb(chip, IDX_GAME_LEGACY_COMPATIBLE);
1510 *buttons = (~(val) >> 4) & 0xf;
1511
1512 /* ok, this one is a bit dirty: cooked_read is being polled by a timer,
1513 * thus we're atomic and cannot actively wait in here
1514 * (which would be useful for us since it probably would be better
1515 * to trigger a measurement in here, then wait a short amount of
1516 * time until it's finished, then read values of _this_ measurement).
1517 *
1518 * Thus we simply resort to reading values if they're available already
1519 * and trigger the next measurement.
1520 */
1521
1522 val = snd_azf3328_game_inb(chip, IDX_GAME_AXES_CONFIG);
1523 if (val & GAME_AXES_SAMPLING_READY) {
1524 for (i = 0; i < ARRAY_SIZE(chip->axes); ++i) {
1525 /* configure the axis to read */
1526 val = (i << 4) | 0x0f;
1527 snd_azf3328_game_outb(chip, IDX_GAME_AXES_CONFIG, val);
1528
1529 chip->axes[i] = snd_azf3328_game_inw(
1530 chip, IDX_GAME_AXIS_VALUE
1531 );
1532 }
1533 }
1534
1535 /* trigger next axes sampling, to be evaluated the next time we
1536 * enter this function */
1537
1538 /* for some very, very strange reason we cannot enable
1539 * Measurement Ready monitoring for all axes here,
1540 * at least not when only one joystick connected */
1541 val = 0x03; /* we're able to monitor axes 1 and 2 only */
1542 snd_azf3328_game_outb(chip, IDX_GAME_AXES_CONFIG, val);
1543
1544 snd_azf3328_game_outw(chip, IDX_GAME_AXIS_VALUE, 0xffff);
1545 spin_unlock_irqrestore(&chip->reg_lock, flags);
1546
1547 for (i = 0; i < ARRAY_SIZE(chip->axes); i++) {
1548 axes[i] = chip->axes[i];
1549 if (axes[i] == 0xffff)
1550 axes[i] = -1;
1551 }
1552
1553 snd_azf3328_dbggame("cooked_read: axes %d %d %d %d buttons %d\n",
1554 axes[0], axes[1], axes[2], axes[3], *buttons
1555 );
1556
1557 return 0;
1558 }
1559
1560 static int __devinit
1561 snd_azf3328_gameport(struct snd_azf3328 *chip, int dev)
1562 {
1563 struct gameport *gp;
1564
1565 chip->gameport = gp = gameport_allocate_port();
1566 if (!gp) {
1567 printk(KERN_ERR "azt3328: cannot alloc memory for gameport\n");
1568 return -ENOMEM;
1569 }
1570
1571 gameport_set_name(gp, "AZF3328 Gameport");
1572 gameport_set_phys(gp, "pci%s/gameport0", pci_name(chip->pci));
1573 gameport_set_dev_parent(gp, &chip->pci->dev);
1574 gp->io = chip->game_io;
1575 gameport_set_port_data(gp, chip);
1576
1577 gp->open = snd_azf3328_gameport_open;
1578 gp->close = snd_azf3328_gameport_close;
1579 gp->fuzz = 16; /* seems ok */
1580 gp->cooked_read = snd_azf3328_gameport_cooked_read;
1581
1582 /* DISABLE legacy address: we don't need it! */
1583 snd_azf3328_gameport_legacy_address_enable(chip, 0);
1584
1585 snd_azf3328_gameport_set_counter_frequency(chip,
1586 GAME_HWCFG_ADC_COUNTER_FREQ_1_200);
1587 snd_azf3328_gameport_axis_circuit_enable(chip, 0);
1588
1589 gameport_register_port(chip->gameport);
1590
1591 return 0;
1592 }
1593
1594 static void
1595 snd_azf3328_gameport_free(struct snd_azf3328 *chip)
1596 {
1597 if (chip->gameport) {
1598 gameport_unregister_port(chip->gameport);
1599 chip->gameport = NULL;
1600 }
1601 snd_azf3328_gameport_irq_enable(chip, 0);
1602 }
1603 #else
1604 static inline int
1605 snd_azf3328_gameport(struct snd_azf3328 *chip, int dev) { return -ENOSYS; }
1606 static inline void
1607 snd_azf3328_gameport_free(struct snd_azf3328 *chip) { }
1608 static inline void
1609 snd_azf3328_gameport_interrupt(struct snd_azf3328 *chip)
1610 {
1611 printk(KERN_WARNING "huh, game port IRQ occurred!?\n");
1612 }
1613 #endif /* SUPPORT_GAMEPORT */
1614
1615 /******************************************************************/
1616
1617 static inline void
1618 snd_azf3328_irq_log_unknown_type(u8 which)
1619 {
1620 snd_azf3328_dbgcodec(
1621 "azt3328: unknown IRQ type (%x) occurred, please report!\n",
1622 which
1623 );
1624 }
1625
1626 static inline void
1627 snd_azf3328_codec_interrupt(struct snd_azf3328 *chip, u8 status)
1628 {
1629 u8 which;
1630 enum snd_azf3328_codec_type codec_type;
1631 const struct snd_azf3328_codec_data *codec;
1632
1633 for (codec_type = AZF_CODEC_PLAYBACK;
1634 codec_type <= AZF_CODEC_I2S_OUT;
1635 ++codec_type) {
1636
1637 /* skip codec if there's no interrupt for it */
1638 if (!(status & (1 << codec_type)))
1639 continue;
1640
1641 codec = &chip->codecs[codec_type];
1642
1643 spin_lock(&chip->reg_lock);
1644 which = snd_azf3328_codec_inb(codec, IDX_IO_CODEC_IRQTYPE);
1645 /* ack all IRQ types immediately */
1646 snd_azf3328_codec_outb(codec, IDX_IO_CODEC_IRQTYPE, which);
1647 spin_unlock(&chip->reg_lock);
1648
1649 if ((chip->pcm[codec_type]) && (codec->substream)) {
1650 snd_pcm_period_elapsed(codec->substream);
1651 snd_azf3328_dbgcodec("%s period done (#%x), @ %x\n",
1652 codec->name,
1653 which,
1654 snd_azf3328_codec_inl(
1655 codec, IDX_IO_CODEC_DMA_CURRPOS
1656 )
1657 );
1658 } else
1659 printk(KERN_WARNING "azt3328: irq handler problem!\n");
1660 if (which & IRQ_SOMETHING)
1661 snd_azf3328_irq_log_unknown_type(which);
1662 }
1663 }
1664
1665 static irqreturn_t
1666 snd_azf3328_interrupt(int irq, void *dev_id)
1667 {
1668 struct snd_azf3328 *chip = dev_id;
1669 u8 status;
1670 #if DEBUG_CODEC
1671 static unsigned long irq_count;
1672 #endif
1673
1674 status = snd_azf3328_ctrl_inb(chip, IDX_IO_IRQSTATUS);
1675
1676 /* fast path out, to ease interrupt sharing */
1677 if (!(status &
1678 (IRQ_PLAYBACK|IRQ_RECORDING|IRQ_I2S_OUT
1679 |IRQ_GAMEPORT|IRQ_MPU401|IRQ_TIMER)
1680 ))
1681 return IRQ_NONE; /* must be interrupt for another device */
1682
1683 snd_azf3328_dbgcodec(
1684 "irq_count %ld! IDX_IO_IRQSTATUS %04x\n",
1685 irq_count++ /* debug-only */,
1686 status
1687 );
1688
1689 if (status & IRQ_TIMER) {
1690 /* snd_azf3328_dbgcodec("timer %ld\n",
1691 snd_azf3328_codec_inl(chip, IDX_IO_TIMER_VALUE)
1692 & TIMER_VALUE_MASK
1693 ); */
1694 if (chip->timer)
1695 snd_timer_interrupt(chip->timer, chip->timer->sticks);
1696 /* ACK timer */
1697 spin_lock(&chip->reg_lock);
1698 snd_azf3328_ctrl_outb(chip, IDX_IO_TIMER_VALUE + 3, 0x07);
1699 spin_unlock(&chip->reg_lock);
1700 snd_azf3328_dbgcodec("azt3328: timer IRQ\n");
1701 }
1702
1703 if (status & (IRQ_PLAYBACK|IRQ_RECORDING|IRQ_I2S_OUT))
1704 snd_azf3328_codec_interrupt(chip, status);
1705
1706 if (status & IRQ_GAMEPORT)
1707 snd_azf3328_gameport_interrupt(chip);
1708
1709 /* MPU401 has less critical IRQ requirements
1710 * than timer and playback/recording, right? */
1711 if (status & IRQ_MPU401) {
1712 snd_mpu401_uart_interrupt(irq, chip->rmidi->private_data);
1713
1714 /* hmm, do we have to ack the IRQ here somehow?
1715 * If so, then I don't know how yet... */
1716 snd_azf3328_dbgcodec("azt3328: MPU401 IRQ\n");
1717 }
1718 return IRQ_HANDLED;
1719 }
1720
1721 /*****************************************************************/
1722
1723 /* as long as we think we have identical snd_pcm_hardware parameters
1724 for playback, capture and i2s out, we can use the same physical struct
1725 since the struct is simply being copied into a member.
1726 */
1727 static const struct snd_pcm_hardware snd_azf3328_hardware =
1728 {
1729 /* FIXME!! Correct? */
1730 .info = SNDRV_PCM_INFO_MMAP |
1731 SNDRV_PCM_INFO_INTERLEAVED |
1732 SNDRV_PCM_INFO_MMAP_VALID,
1733 .formats = SNDRV_PCM_FMTBIT_S8 |
1734 SNDRV_PCM_FMTBIT_U8 |
1735 SNDRV_PCM_FMTBIT_S16_LE |
1736 SNDRV_PCM_FMTBIT_U16_LE,
1737 .rates = SNDRV_PCM_RATE_5512 |
1738 SNDRV_PCM_RATE_8000_48000 |
1739 SNDRV_PCM_RATE_KNOT,
1740 .rate_min = AZF_FREQ_4000,
1741 .rate_max = AZF_FREQ_66200,
1742 .channels_min = 1,
1743 .channels_max = 2,
1744 .buffer_bytes_max = (64*1024),
1745 .period_bytes_min = 1024,
1746 .period_bytes_max = (32*1024),
1747 /* We simply have two DMA areas (instead of a list of descriptors
1748 such as other cards); I believe that this is a fixed hardware
1749 attribute and there isn't much driver magic to be done to expand it.
1750 Thus indicate that we have at least and at most 2 periods. */
1751 .periods_min = 2,
1752 .periods_max = 2,
1753 /* FIXME: maybe that card actually has a FIFO?
1754 * Hmm, it seems newer revisions do have one, but we still don't know
1755 * its size... */
1756 .fifo_size = 0,
1757 };
1758
1759
1760 static unsigned int snd_azf3328_fixed_rates[] = {
1761 AZF_FREQ_4000,
1762 AZF_FREQ_4800,
1763 AZF_FREQ_5512,
1764 AZF_FREQ_6620,
1765 AZF_FREQ_8000,
1766 AZF_FREQ_9600,
1767 AZF_FREQ_11025,
1768 AZF_FREQ_13240,
1769 AZF_FREQ_16000,
1770 AZF_FREQ_22050,
1771 AZF_FREQ_32000,
1772 AZF_FREQ_44100,
1773 AZF_FREQ_48000,
1774 AZF_FREQ_66200
1775 };
1776
1777 static struct snd_pcm_hw_constraint_list snd_azf3328_hw_constraints_rates = {
1778 .count = ARRAY_SIZE(snd_azf3328_fixed_rates),
1779 .list = snd_azf3328_fixed_rates,
1780 .mask = 0,
1781 };
1782
1783 /*****************************************************************/
1784
1785 static int
1786 snd_azf3328_pcm_open(struct snd_pcm_substream *substream,
1787 enum snd_azf3328_codec_type codec_type
1788 )
1789 {
1790 struct snd_azf3328 *chip = snd_pcm_substream_chip(substream);
1791 struct snd_pcm_runtime *runtime = substream->runtime;
1792
1793 snd_azf3328_dbgcallenter();
1794 chip->codecs[codec_type].substream = substream;
1795
1796 /* same parameters for all our codecs - at least we think so... */
1797 runtime->hw = snd_azf3328_hardware;
1798
1799 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
1800 &snd_azf3328_hw_constraints_rates);
1801 snd_azf3328_dbgcallleave();
1802 return 0;
1803 }
1804
1805 static int
1806 snd_azf3328_playback_open(struct snd_pcm_substream *substream)
1807 {
1808 return snd_azf3328_pcm_open(substream, AZF_CODEC_PLAYBACK);
1809 }
1810
1811 static int
1812 snd_azf3328_capture_open(struct snd_pcm_substream *substream)
1813 {
1814 return snd_azf3328_pcm_open(substream, AZF_CODEC_CAPTURE);
1815 }
1816
1817 static int
1818 snd_azf3328_i2s_out_open(struct snd_pcm_substream *substream)
1819 {
1820 return snd_azf3328_pcm_open(substream, AZF_CODEC_I2S_OUT);
1821 }
1822
1823 static int
1824 snd_azf3328_pcm_close(struct snd_pcm_substream *substream,
1825 enum snd_azf3328_codec_type codec_type
1826 )
1827 {
1828 struct snd_azf3328 *chip = snd_pcm_substream_chip(substream);
1829
1830 snd_azf3328_dbgcallenter();
1831 chip->codecs[codec_type].substream = NULL;
1832 snd_azf3328_dbgcallleave();
1833 return 0;
1834 }
1835
1836 static int
1837 snd_azf3328_playback_close(struct snd_pcm_substream *substream)
1838 {
1839 return snd_azf3328_pcm_close(substream, AZF_CODEC_PLAYBACK);
1840 }
1841
1842 static int
1843 snd_azf3328_capture_close(struct snd_pcm_substream *substream)
1844 {
1845 return snd_azf3328_pcm_close(substream, AZF_CODEC_CAPTURE);
1846 }
1847
1848 static int
1849 snd_azf3328_i2s_out_close(struct snd_pcm_substream *substream)
1850 {
1851 return snd_azf3328_pcm_close(substream, AZF_CODEC_I2S_OUT);
1852 }
1853
1854 /******************************************************************/
1855
1856 static struct snd_pcm_ops snd_azf3328_playback_ops = {
1857 .open = snd_azf3328_playback_open,
1858 .close = snd_azf3328_playback_close,
1859 .ioctl = snd_pcm_lib_ioctl,
1860 .hw_params = snd_azf3328_hw_params,
1861 .hw_free = snd_azf3328_hw_free,
1862 .prepare = snd_azf3328_codec_prepare,
1863 .trigger = snd_azf3328_codec_playback_trigger,
1864 .pointer = snd_azf3328_codec_playback_pointer
1865 };
1866
1867 static struct snd_pcm_ops snd_azf3328_capture_ops = {
1868 .open = snd_azf3328_capture_open,
1869 .close = snd_azf3328_capture_close,
1870 .ioctl = snd_pcm_lib_ioctl,
1871 .hw_params = snd_azf3328_hw_params,
1872 .hw_free = snd_azf3328_hw_free,
1873 .prepare = snd_azf3328_codec_prepare,
1874 .trigger = snd_azf3328_codec_capture_trigger,
1875 .pointer = snd_azf3328_codec_capture_pointer
1876 };
1877
1878 static struct snd_pcm_ops snd_azf3328_i2s_out_ops = {
1879 .open = snd_azf3328_i2s_out_open,
1880 .close = snd_azf3328_i2s_out_close,
1881 .ioctl = snd_pcm_lib_ioctl,
1882 .hw_params = snd_azf3328_hw_params,
1883 .hw_free = snd_azf3328_hw_free,
1884 .prepare = snd_azf3328_codec_prepare,
1885 .trigger = snd_azf3328_codec_i2s_out_trigger,
1886 .pointer = snd_azf3328_codec_i2s_out_pointer
1887 };
1888
1889 static int __devinit
1890 snd_azf3328_pcm(struct snd_azf3328 *chip)
1891 {
1892 enum { AZF_PCMDEV_STD, AZF_PCMDEV_I2S_OUT, NUM_AZF_PCMDEVS }; /* pcm devices */
1893
1894 struct snd_pcm *pcm;
1895 int err;
1896
1897 snd_azf3328_dbgcallenter();
1898
1899 err = snd_pcm_new(chip->card, "AZF3328 DSP", AZF_PCMDEV_STD,
1900 1, 1, &pcm);
1901 if (err < 0)
1902 return err;
1903 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
1904 &snd_azf3328_playback_ops);
1905 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE,
1906 &snd_azf3328_capture_ops);
1907
1908 pcm->private_data = chip;
1909 pcm->info_flags = 0;
1910 strcpy(pcm->name, chip->card->shortname);
1911 /* same pcm object for playback/capture (see snd_pcm_new() above) */
1912 chip->pcm[AZF_CODEC_PLAYBACK] = pcm;
1913 chip->pcm[AZF_CODEC_CAPTURE] = pcm;
1914
1915 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1916 snd_dma_pci_data(chip->pci),
1917 64*1024, 64*1024);
1918
1919 err = snd_pcm_new(chip->card, "AZF3328 I2S OUT", AZF_PCMDEV_I2S_OUT,
1920 1, 0, &pcm);
1921 if (err < 0)
1922 return err;
1923 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
1924 &snd_azf3328_i2s_out_ops);
1925
1926 pcm->private_data = chip;
1927 pcm->info_flags = 0;
1928 strcpy(pcm->name, chip->card->shortname);
1929 chip->pcm[AZF_CODEC_I2S_OUT] = pcm;
1930
1931 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1932 snd_dma_pci_data(chip->pci),
1933 64*1024, 64*1024);
1934
1935 snd_azf3328_dbgcallleave();
1936 return 0;
1937 }
1938
1939 /******************************************************************/
1940
1941 /*** NOTE: the physical timer resolution actually is 1024000 ticks per second
1942 *** (probably derived from main crystal via a divider of 24),
1943 *** but announcing those attributes to user-space would make programs
1944 *** configure the timer to a 1 tick value, resulting in an absolutely fatal
1945 *** timer IRQ storm.
1946 *** Thus I chose to announce a down-scaled virtual timer to the outside and
1947 *** calculate real timer countdown values internally.
1948 *** (the scale factor can be set via module parameter "seqtimer_scaling").
1949 ***/
1950
1951 static int
1952 snd_azf3328_timer_start(struct snd_timer *timer)
1953 {
1954 struct snd_azf3328 *chip;
1955 unsigned long flags;
1956 unsigned int delay;
1957
1958 snd_azf3328_dbgcallenter();
1959 chip = snd_timer_chip(timer);
1960 delay = ((timer->sticks * seqtimer_scaling) - 1) & TIMER_VALUE_MASK;
1961 if (delay < 49) {
1962 /* uhoh, that's not good, since user-space won't know about
1963 * this timing tweak
1964 * (we need to do it to avoid a lockup, though) */
1965
1966 snd_azf3328_dbgtimer("delay was too low (%d)!\n", delay);
1967 delay = 49; /* minimum time is 49 ticks */
1968 }
1969 snd_azf3328_dbgtimer("setting timer countdown value %d, add COUNTDOWN|IRQ\n", delay);
1970 delay |= TIMER_COUNTDOWN_ENABLE | TIMER_IRQ_ENABLE;
1971 spin_lock_irqsave(&chip->reg_lock, flags);
1972 snd_azf3328_ctrl_outl(chip, IDX_IO_TIMER_VALUE, delay);
1973 spin_unlock_irqrestore(&chip->reg_lock, flags);
1974 snd_azf3328_dbgcallleave();
1975 return 0;
1976 }
1977
1978 static int
1979 snd_azf3328_timer_stop(struct snd_timer *timer)
1980 {
1981 struct snd_azf3328 *chip;
1982 unsigned long flags;
1983
1984 snd_azf3328_dbgcallenter();
1985 chip = snd_timer_chip(timer);
1986 spin_lock_irqsave(&chip->reg_lock, flags);
1987 /* disable timer countdown and interrupt */
1988 /* Hmm, should we write TIMER_IRQ_ACK here?
1989 YES indeed, otherwise a rogue timer operation - which prompts
1990 ALSA(?) to call repeated stop() in vain, but NOT start() -
1991 will never end (value 0x03 is kept shown in control byte).
1992 Simply manually poking 0x04 _once_ immediately successfully stops
1993 the hardware/ALSA interrupt activity. */
1994 snd_azf3328_ctrl_outb(chip, IDX_IO_TIMER_VALUE + 3, 0x04);
1995 spin_unlock_irqrestore(&chip->reg_lock, flags);
1996 snd_azf3328_dbgcallleave();
1997 return 0;
1998 }
1999
2000
2001 static int
2002 snd_azf3328_timer_precise_resolution(struct snd_timer *timer,
2003 unsigned long *num, unsigned long *den)
2004 {
2005 snd_azf3328_dbgcallenter();
2006 *num = 1;
2007 *den = 1024000 / seqtimer_scaling;
2008 snd_azf3328_dbgcallleave();
2009 return 0;
2010 }
2011
2012 static struct snd_timer_hardware snd_azf3328_timer_hw = {
2013 .flags = SNDRV_TIMER_HW_AUTO,
2014 .resolution = 977, /* 1000000/1024000 = 0.9765625us */
2015 .ticks = 1024000, /* max tick count, defined by the value register; actually it's not 1024000, but 1048576, but we don't care */
2016 .start = snd_azf3328_timer_start,
2017 .stop = snd_azf3328_timer_stop,
2018 .precise_resolution = snd_azf3328_timer_precise_resolution,
2019 };
2020
2021 static int __devinit
2022 snd_azf3328_timer(struct snd_azf3328 *chip, int device)
2023 {
2024 struct snd_timer *timer = NULL;
2025 struct snd_timer_id tid;
2026 int err;
2027
2028 snd_azf3328_dbgcallenter();
2029 tid.dev_class = SNDRV_TIMER_CLASS_CARD;
2030 tid.dev_sclass = SNDRV_TIMER_SCLASS_NONE;
2031 tid.card = chip->card->number;
2032 tid.device = device;
2033 tid.subdevice = 0;
2034
2035 snd_azf3328_timer_hw.resolution *= seqtimer_scaling;
2036 snd_azf3328_timer_hw.ticks /= seqtimer_scaling;
2037
2038 err = snd_timer_new(chip->card, "AZF3328", &tid, &timer);
2039 if (err < 0)
2040 goto out;
2041
2042 strcpy(timer->name, "AZF3328 timer");
2043 timer->private_data = chip;
2044 timer->hw = snd_azf3328_timer_hw;
2045
2046 chip->timer = timer;
2047
2048 snd_azf3328_timer_stop(timer);
2049
2050 err = 0;
2051
2052 out:
2053 snd_azf3328_dbgcallleave();
2054 return err;
2055 }
2056
2057 /******************************************************************/
2058
2059 static int
2060 snd_azf3328_free(struct snd_azf3328 *chip)
2061 {
2062 if (chip->irq < 0)
2063 goto __end_hw;
2064
2065 /* reset (close) mixer:
2066 * first mute master volume, then reset
2067 */
2068 snd_azf3328_mixer_set_mute(chip, IDX_MIXER_PLAY_MASTER, 1);
2069 snd_azf3328_mixer_outw(chip, IDX_MIXER_RESET, 0x0000);
2070
2071 snd_azf3328_timer_stop(chip->timer);
2072 snd_azf3328_gameport_free(chip);
2073
2074 if (chip->irq >= 0)
2075 synchronize_irq(chip->irq);
2076 __end_hw:
2077 if (chip->irq >= 0)
2078 free_irq(chip->irq, chip);
2079 pci_release_regions(chip->pci);
2080 pci_disable_device(chip->pci);
2081
2082 kfree(chip);
2083 return 0;
2084 }
2085
2086 static int
2087 snd_azf3328_dev_free(struct snd_device *device)
2088 {
2089 struct snd_azf3328 *chip = device->device_data;
2090 return snd_azf3328_free(chip);
2091 }
2092
2093 #if 0
2094 /* check whether a bit can be modified */
2095 static void
2096 snd_azf3328_test_bit(unsigned unsigned reg, int bit)
2097 {
2098 unsigned char val, valoff, valon;
2099
2100 val = inb(reg);
2101
2102 outb(val & ~(1 << bit), reg);
2103 valoff = inb(reg);
2104
2105 outb(val|(1 << bit), reg);
2106 valon = inb(reg);
2107
2108 outb(val, reg);
2109
2110 printk(KERN_DEBUG "reg %04x bit %d: %02x %02x %02x\n",
2111 reg, bit, val, valoff, valon
2112 );
2113 }
2114 #endif
2115
2116 static inline void
2117 snd_azf3328_debug_show_ports(const struct snd_azf3328 *chip)
2118 {
2119 #if DEBUG_MISC
2120 u16 tmp;
2121
2122 snd_azf3328_dbgmisc(
2123 "ctrl_io 0x%lx, game_io 0x%lx, mpu_io 0x%lx, "
2124 "opl3_io 0x%lx, mixer_io 0x%lx, irq %d\n",
2125 chip->ctrl_io, chip->game_io, chip->mpu_io,
2126 chip->opl3_io, chip->mixer_io, chip->irq
2127 );
2128
2129 snd_azf3328_dbgmisc("game %02x %02x %02x %02x %02x %02x\n",
2130 snd_azf3328_game_inb(chip, 0),
2131 snd_azf3328_game_inb(chip, 1),
2132 snd_azf3328_game_inb(chip, 2),
2133 snd_azf3328_game_inb(chip, 3),
2134 snd_azf3328_game_inb(chip, 4),
2135 snd_azf3328_game_inb(chip, 5)
2136 );
2137
2138 for (tmp = 0; tmp < 0x07; tmp += 1)
2139 snd_azf3328_dbgmisc("mpu_io 0x%04x\n", inb(chip->mpu_io + tmp));
2140
2141 for (tmp = 0; tmp <= 0x07; tmp += 1)
2142 snd_azf3328_dbgmisc("0x%02x: game200 0x%04x, game208 0x%04x\n",
2143 tmp, inb(0x200 + tmp), inb(0x208 + tmp));
2144
2145 for (tmp = 0; tmp <= 0x01; tmp += 1)
2146 snd_azf3328_dbgmisc(
2147 "0x%02x: mpu300 0x%04x, mpu310 0x%04x, mpu320 0x%04x, "
2148 "mpu330 0x%04x opl388 0x%04x opl38c 0x%04x\n",
2149 tmp,
2150 inb(0x300 + tmp),
2151 inb(0x310 + tmp),
2152 inb(0x320 + tmp),
2153 inb(0x330 + tmp),
2154 inb(0x388 + tmp),
2155 inb(0x38c + tmp)
2156 );
2157
2158 for (tmp = 0; tmp < AZF_IO_SIZE_CTRL; tmp += 2)
2159 snd_azf3328_dbgmisc("ctrl 0x%02x: 0x%04x\n",
2160 tmp, snd_azf3328_ctrl_inw(chip, tmp)
2161 );
2162
2163 for (tmp = 0; tmp < AZF_IO_SIZE_MIXER; tmp += 2)
2164 snd_azf3328_dbgmisc("mixer 0x%02x: 0x%04x\n",
2165 tmp, snd_azf3328_mixer_inw(chip, tmp)
2166 );
2167 #endif /* DEBUG_MISC */
2168 }
2169
2170 static int __devinit
2171 snd_azf3328_create(struct snd_card *card,
2172 struct pci_dev *pci,
2173 unsigned long device_type,
2174 struct snd_azf3328 **rchip)
2175 {
2176 struct snd_azf3328 *chip;
2177 int err;
2178 static struct snd_device_ops ops = {
2179 .dev_free = snd_azf3328_dev_free,
2180 };
2181 u8 dma_init;
2182 enum snd_azf3328_codec_type codec_type;
2183
2184 *rchip = NULL;
2185
2186 err = pci_enable_device(pci);
2187 if (err < 0)
2188 return err;
2189
2190 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
2191 if (chip == NULL) {
2192 err = -ENOMEM;
2193 goto out_err;
2194 }
2195 spin_lock_init(&chip->reg_lock);
2196 chip->card = card;
2197 chip->pci = pci;
2198 chip->irq = -1;
2199
2200 /* check if we can restrict PCI DMA transfers to 24 bits */
2201 if (pci_set_dma_mask(pci, DMA_BIT_MASK(24)) < 0 ||
2202 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(24)) < 0) {
2203 snd_printk(KERN_ERR "architecture does not support "
2204 "24bit PCI busmaster DMA\n"
2205 );
2206 err = -ENXIO;
2207 goto out_err;
2208 }
2209
2210 err = pci_request_regions(pci, "Aztech AZF3328");
2211 if (err < 0)
2212 goto out_err;
2213
2214 chip->ctrl_io = pci_resource_start(pci, 0);
2215 chip->game_io = pci_resource_start(pci, 1);
2216 chip->mpu_io = pci_resource_start(pci, 2);
2217 chip->opl3_io = pci_resource_start(pci, 3);
2218 chip->mixer_io = pci_resource_start(pci, 4);
2219
2220 chip->codecs[AZF_CODEC_PLAYBACK].io_base =
2221 chip->ctrl_io + AZF_IO_OFFS_CODEC_PLAYBACK;
2222 chip->codecs[AZF_CODEC_PLAYBACK].name = "PLAYBACK";
2223 chip->codecs[AZF_CODEC_CAPTURE].io_base =
2224 chip->ctrl_io + AZF_IO_OFFS_CODEC_CAPTURE;
2225 chip->codecs[AZF_CODEC_CAPTURE].name = "CAPTURE";
2226 chip->codecs[AZF_CODEC_I2S_OUT].io_base =
2227 chip->ctrl_io + AZF_IO_OFFS_CODEC_I2S_OUT;
2228 chip->codecs[AZF_CODEC_I2S_OUT].name = "I2S_OUT";
2229
2230 if (request_irq(pci->irq, snd_azf3328_interrupt,
2231 IRQF_SHARED, card->shortname, chip)) {
2232 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
2233 err = -EBUSY;
2234 goto out_err;
2235 }
2236 chip->irq = pci->irq;
2237 pci_set_master(pci);
2238 synchronize_irq(chip->irq);
2239
2240 snd_azf3328_debug_show_ports(chip);
2241
2242 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
2243 if (err < 0)
2244 goto out_err;
2245
2246 /* create mixer interface & switches */
2247 err = snd_azf3328_mixer_new(chip);
2248 if (err < 0)
2249 goto out_err;
2250
2251 /* standard codec init stuff */
2252 /* default DMA init value */
2253 dma_init = DMA_RUN_SOMETHING2|DMA_EPILOGUE_SOMETHING|DMA_SOMETHING_ELSE;
2254
2255 for (codec_type = AZF_CODEC_PLAYBACK;
2256 codec_type <= AZF_CODEC_I2S_OUT; ++codec_type) {
2257 struct snd_azf3328_codec_data *codec =
2258 &chip->codecs[codec_type];
2259
2260 /* shutdown codecs to save power */
2261 /* have ...ctrl_codec_activity() act properly */
2262 codec->running = 1;
2263 snd_azf3328_ctrl_codec_activity(chip, codec_type, 0);
2264
2265 spin_lock_irq(&chip->reg_lock);
2266 snd_azf3328_codec_outb(codec, IDX_IO_CODEC_DMA_FLAGS,
2267 dma_init);
2268 spin_unlock_irq(&chip->reg_lock);
2269 }
2270
2271 snd_card_set_dev(card, &pci->dev);
2272
2273 *rchip = chip;
2274
2275 err = 0;
2276 goto out;
2277
2278 out_err:
2279 if (chip)
2280 snd_azf3328_free(chip);
2281 pci_disable_device(pci);
2282
2283 out:
2284 return err;
2285 }
2286
2287 static int __devinit
2288 snd_azf3328_probe(struct pci_dev *pci, const struct pci_device_id *pci_id)
2289 {
2290 static int dev;
2291 struct snd_card *card;
2292 struct snd_azf3328 *chip;
2293 struct snd_opl3 *opl3;
2294 int err;
2295
2296 snd_azf3328_dbgcallenter();
2297 if (dev >= SNDRV_CARDS)
2298 return -ENODEV;
2299 if (!enable[dev]) {
2300 dev++;
2301 return -ENOENT;
2302 }
2303
2304 err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card);
2305 if (err < 0)
2306 return err;
2307
2308 strcpy(card->driver, "AZF3328");
2309 strcpy(card->shortname, "Aztech AZF3328 (PCI168)");
2310
2311 err = snd_azf3328_create(card, pci, pci_id->driver_data, &chip);
2312 if (err < 0)
2313 goto out_err;
2314
2315 card->private_data = chip;
2316
2317 /* chose to use MPU401_HW_AZT2320 ID instead of MPU401_HW_MPU401,
2318 since our hardware ought to be similar, thus use same ID. */
2319 err = snd_mpu401_uart_new(
2320 card, 0,
2321 MPU401_HW_AZT2320, chip->mpu_io, MPU401_INFO_INTEGRATED,
2322 pci->irq, 0, &chip->rmidi
2323 );
2324 if (err < 0) {
2325 snd_printk(KERN_ERR "azf3328: no MPU-401 device at 0x%lx?\n",
2326 chip->mpu_io
2327 );
2328 goto out_err;
2329 }
2330
2331 err = snd_azf3328_timer(chip, 0);
2332 if (err < 0)
2333 goto out_err;
2334
2335 err = snd_azf3328_pcm(chip);
2336 if (err < 0)
2337 goto out_err;
2338
2339 if (snd_opl3_create(card, chip->opl3_io, chip->opl3_io+2,
2340 OPL3_HW_AUTO, 1, &opl3) < 0) {
2341 snd_printk(KERN_ERR "azf3328: no OPL3 device at 0x%lx-0x%lx?\n",
2342 chip->opl3_io, chip->opl3_io+2
2343 );
2344 } else {
2345 /* need to use IDs 1, 2 since ID 0 is snd_azf3328_timer above */
2346 err = snd_opl3_timer_new(opl3, 1, 2);
2347 if (err < 0)
2348 goto out_err;
2349 err = snd_opl3_hwdep_new(opl3, 0, 1, NULL);
2350 if (err < 0)
2351 goto out_err;
2352 }
2353
2354 opl3->private_data = chip;
2355
2356 sprintf(card->longname, "%s at 0x%lx, irq %i",
2357 card->shortname, chip->ctrl_io, chip->irq);
2358
2359 err = snd_card_register(card);
2360 if (err < 0)
2361 goto out_err;
2362
2363 #ifdef MODULE
2364 printk(KERN_INFO
2365 "azt3328: Sound driver for Aztech AZF3328-based soundcards such as PCI168.\n"
2366 "azt3328: Hardware was completely undocumented, unfortunately.\n"
2367 "azt3328: Feel free to contact andi AT lisas.de for bug reports etc.!\n"
2368 "azt3328: User-scalable sequencer timer set to %dHz (1024000Hz / %d).\n",
2369 1024000 / seqtimer_scaling, seqtimer_scaling);
2370 #endif
2371
2372 snd_azf3328_gameport(chip, dev);
2373
2374 pci_set_drvdata(pci, card);
2375 dev++;
2376
2377 err = 0;
2378 goto out;
2379
2380 out_err:
2381 snd_printk(KERN_ERR "azf3328: something failed, exiting\n");
2382 snd_card_free(card);
2383
2384 out:
2385 snd_azf3328_dbgcallleave();
2386 return err;
2387 }
2388
2389 static void __devexit
2390 snd_azf3328_remove(struct pci_dev *pci)
2391 {
2392 snd_azf3328_dbgcallenter();
2393 snd_card_free(pci_get_drvdata(pci));
2394 pci_set_drvdata(pci, NULL);
2395 snd_azf3328_dbgcallleave();
2396 }
2397
2398 #ifdef CONFIG_PM
2399 static inline void
2400 snd_azf3328_suspend_regs(unsigned long io_addr, unsigned count, u32 *saved_regs)
2401 {
2402 unsigned reg;
2403
2404 for (reg = 0; reg < count; ++reg) {
2405 *saved_regs = inl(io_addr);
2406 snd_azf3328_dbgpm("suspend: io 0x%04lx: 0x%08x\n",
2407 io_addr, *saved_regs);
2408 ++saved_regs;
2409 io_addr += sizeof(*saved_regs);
2410 }
2411 }
2412
2413 static int
2414 snd_azf3328_suspend(struct pci_dev *pci, pm_message_t state)
2415 {
2416 struct snd_card *card = pci_get_drvdata(pci);
2417 struct snd_azf3328 *chip = card->private_data;
2418 u16 *saved_regs_ctrl_u16;
2419
2420 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2421
2422 snd_pcm_suspend_all(chip->pcm[AZF_CODEC_PLAYBACK]);
2423 snd_pcm_suspend_all(chip->pcm[AZF_CODEC_I2S_OUT]);
2424
2425 snd_azf3328_suspend_regs(chip->mixer_io,
2426 ARRAY_SIZE(chip->saved_regs_mixer), chip->saved_regs_mixer);
2427
2428 /* make sure to disable master volume etc. to prevent looping sound */
2429 snd_azf3328_mixer_set_mute(chip, IDX_MIXER_PLAY_MASTER, 1);
2430 snd_azf3328_mixer_set_mute(chip, IDX_MIXER_WAVEOUT, 1);
2431
2432 snd_azf3328_suspend_regs(chip->ctrl_io,
2433 ARRAY_SIZE(chip->saved_regs_ctrl), chip->saved_regs_ctrl);
2434
2435 /* manually store the one currently relevant write-only reg, too */
2436 saved_regs_ctrl_u16 = (u16 *)chip->saved_regs_ctrl;
2437 saved_regs_ctrl_u16[IDX_IO_6AH / 2] = chip->shadow_reg_ctrl_6AH;
2438
2439 snd_azf3328_suspend_regs(chip->game_io,
2440 ARRAY_SIZE(chip->saved_regs_game), chip->saved_regs_game);
2441 snd_azf3328_suspend_regs(chip->mpu_io,
2442 ARRAY_SIZE(chip->saved_regs_mpu), chip->saved_regs_mpu);
2443 snd_azf3328_suspend_regs(chip->opl3_io,
2444 ARRAY_SIZE(chip->saved_regs_opl3), chip->saved_regs_opl3);
2445
2446 pci_disable_device(pci);
2447 pci_save_state(pci);
2448 pci_set_power_state(pci, pci_choose_state(pci, state));
2449 return 0;
2450 }
2451
2452 static inline void
2453 snd_azf3328_resume_regs(const u32 *saved_regs,
2454 unsigned long io_addr,
2455 unsigned count
2456 )
2457 {
2458 unsigned reg;
2459
2460 for (reg = 0; reg < count; ++reg) {
2461 outl(*saved_regs, io_addr);
2462 snd_azf3328_dbgpm("resume: io 0x%04lx: 0x%08x --> 0x%08x\n",
2463 io_addr, *saved_regs, inl(io_addr));
2464 ++saved_regs;
2465 io_addr += sizeof(*saved_regs);
2466 }
2467 }
2468
2469 static int
2470 snd_azf3328_resume(struct pci_dev *pci)
2471 {
2472 struct snd_card *card = pci_get_drvdata(pci);
2473 const struct snd_azf3328 *chip = card->private_data;
2474
2475 pci_set_power_state(pci, PCI_D0);
2476 pci_restore_state(pci);
2477 if (pci_enable_device(pci) < 0) {
2478 printk(KERN_ERR "azt3328: pci_enable_device failed, "
2479 "disabling device\n");
2480 snd_card_disconnect(card);
2481 return -EIO;
2482 }
2483 pci_set_master(pci);
2484
2485 snd_azf3328_resume_regs(chip->saved_regs_game, chip->game_io,
2486 ARRAY_SIZE(chip->saved_regs_game));
2487 snd_azf3328_resume_regs(chip->saved_regs_mpu, chip->mpu_io,
2488 ARRAY_SIZE(chip->saved_regs_mpu));
2489 snd_azf3328_resume_regs(chip->saved_regs_opl3, chip->opl3_io,
2490 ARRAY_SIZE(chip->saved_regs_opl3));
2491
2492 snd_azf3328_resume_regs(chip->saved_regs_mixer, chip->mixer_io,
2493 ARRAY_SIZE(chip->saved_regs_mixer));
2494
2495 /* unfortunately with 32bit transfers, IDX_MIXER_PLAY_MASTER (0x02)
2496 and IDX_MIXER_RESET (offset 0x00) get touched at the same time,
2497 resulting in a mixer reset condition persisting until _after_
2498 master vol was restored. Thus master vol needs an extra restore. */
2499 outw(((u16 *)chip->saved_regs_mixer)[1], chip->mixer_io + 2);
2500
2501 snd_azf3328_resume_regs(chip->saved_regs_ctrl, chip->ctrl_io,
2502 ARRAY_SIZE(chip->saved_regs_ctrl));
2503
2504 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2505 return 0;
2506 }
2507 #endif /* CONFIG_PM */
2508
2509
2510 static struct pci_driver driver = {
2511 .name = "AZF3328",
2512 .id_table = snd_azf3328_ids,
2513 .probe = snd_azf3328_probe,
2514 .remove = __devexit_p(snd_azf3328_remove),
2515 #ifdef CONFIG_PM
2516 .suspend = snd_azf3328_suspend,
2517 .resume = snd_azf3328_resume,
2518 #endif
2519 };
2520
2521 static int __init
2522 alsa_card_azf3328_init(void)
2523 {
2524 int err;
2525 snd_azf3328_dbgcallenter();
2526 err = pci_register_driver(&driver);
2527 snd_azf3328_dbgcallleave();
2528 return err;
2529 }
2530
2531 static void __exit
2532 alsa_card_azf3328_exit(void)
2533 {
2534 snd_azf3328_dbgcallenter();
2535 pci_unregister_driver(&driver);
2536 snd_azf3328_dbgcallleave();
2537 }
2538
2539 module_init(alsa_card_azf3328_init)
2540 module_exit(alsa_card_azf3328_exit)
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree