?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
drm/i915: implement drmmode overlay support v4
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / gpu / drm / i915 / i915_drv.h
blobce03fd5b3f5b59abc9f13982f2c6bae5222916ca
1 /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
2 */
3 /*
4 *
5 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
28 */
29
30 #ifndef _I915_DRV_H_
31 #define _I915_DRV_H_
32
33 #include "i915_reg.h"
34 #include "intel_bios.h"
35 #include <linux/io-mapping.h>
36
37 /* General customization:
38 */
39
40 #define DRIVER_AUTHOR "Tungsten Graphics, Inc."
41
42 #define DRIVER_NAME "i915"
43 #define DRIVER_DESC "Intel Graphics"
44 #define DRIVER_DATE "20080730"
45
46 enum pipe {
47 PIPE_A = 0,
48 PIPE_B,
49 };
50
51 enum plane {
52 PLANE_A = 0,
53 PLANE_B,
54 };
55
56 #define I915_NUM_PIPE 2
57
58 /* Interface history:
59 *
60 * 1.1: Original.
61 * 1.2: Add Power Management
62 * 1.3: Add vblank support
63 * 1.4: Fix cmdbuffer path, add heap destroy
64 * 1.5: Add vblank pipe configuration
65 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
66 * - Support vertical blank on secondary display pipe
67 */
68 #define DRIVER_MAJOR 1
69 #define DRIVER_MINOR 6
70 #define DRIVER_PATCHLEVEL 0
71
72 #define WATCH_COHERENCY 0
73 #define WATCH_BUF 0
74 #define WATCH_EXEC 0
75 #define WATCH_LRU 0
76 #define WATCH_RELOC 0
77 #define WATCH_INACTIVE 0
78 #define WATCH_PWRITE 0
79
80 #define I915_GEM_PHYS_CURSOR_0 1
81 #define I915_GEM_PHYS_CURSOR_1 2
82 #define I915_GEM_PHYS_OVERLAY_REGS 3
83 #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
84
85 struct drm_i915_gem_phys_object {
86 int id;
87 struct page **page_list;
88 drm_dma_handle_t *handle;
89 struct drm_gem_object *cur_obj;
90 };
91
92 typedef struct _drm_i915_ring_buffer {
93 unsigned long Size;
94 u8 *virtual_start;
95 int head;
96 int tail;
97 int space;
98 drm_local_map_t map;
99 struct drm_gem_object *ring_obj;
100 } drm_i915_ring_buffer_t;
101
102 struct mem_block {
103 struct mem_block *next;
104 struct mem_block *prev;
105 int start;
106 int size;
107 struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
108 };
109
110 struct opregion_header;
111 struct opregion_acpi;
112 struct opregion_swsci;
113 struct opregion_asle;
114
115 struct intel_opregion {
116 struct opregion_header *header;
117 struct opregion_acpi *acpi;
118 struct opregion_swsci *swsci;
119 struct opregion_asle *asle;
120 int enabled;
121 };
122
123 struct drm_i915_master_private {
124 drm_local_map_t *sarea;
125 struct _drm_i915_sarea *sarea_priv;
126 };
127 #define I915_FENCE_REG_NONE -1
128
129 struct drm_i915_fence_reg {
130 struct drm_gem_object *obj;
131 };
132
133 struct sdvo_device_mapping {
134 u8 dvo_port;
135 u8 slave_addr;
136 u8 dvo_wiring;
137 u8 initialized;
138 };
139
140 struct drm_i915_error_state {
141 u32 eir;
142 u32 pgtbl_er;
143 u32 pipeastat;
144 u32 pipebstat;
145 u32 ipeir;
146 u32 ipehr;
147 u32 instdone;
148 u32 acthd;
149 u32 instpm;
150 u32 instps;
151 u32 instdone1;
152 u32 seqno;
153 struct timeval time;
154 };
155
156 struct drm_i915_display_funcs {
157 void (*dpms)(struct drm_crtc *crtc, int mode);
158 bool (*fbc_enabled)(struct drm_crtc *crtc);
159 void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
160 void (*disable_fbc)(struct drm_device *dev);
161 int (*get_display_clock_speed)(struct drm_device *dev);
162 int (*get_fifo_size)(struct drm_device *dev, int plane);
163 void (*update_wm)(struct drm_device *dev, int planea_clock,
164 int planeb_clock, int sr_hdisplay, int pixel_size);
165 /* clock updates for mode set */
166 /* cursor updates */
167 /* render clock increase/decrease */
168 /* display clock increase/decrease */
169 /* pll clock increase/decrease */
170 /* clock gating init */
171 };
172
173 struct intel_overlay;
174
175 typedef struct drm_i915_private {
176 struct drm_device *dev;
177
178 int has_gem;
179
180 void __iomem *regs;
181
182 struct pci_dev *bridge_dev;
183 drm_i915_ring_buffer_t ring;
184
185 drm_dma_handle_t *status_page_dmah;
186 void *hw_status_page;
187 dma_addr_t dma_status_page;
188 uint32_t counter;
189 unsigned int status_gfx_addr;
190 drm_local_map_t hws_map;
191 struct drm_gem_object *hws_obj;
192 struct drm_gem_object *pwrctx;
193
194 struct resource mch_res;
195
196 unsigned int cpp;
197 int back_offset;
198 int front_offset;
199 int current_page;
200 int page_flipping;
201
202 wait_queue_head_t irq_queue;
203 atomic_t irq_received;
204 /** Protects user_irq_refcount and irq_mask_reg */
205 spinlock_t user_irq_lock;
206 /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */
207 int user_irq_refcount;
208 u32 trace_irq_seqno;
209 /** Cached value of IMR to avoid reads in updating the bitfield */
210 u32 irq_mask_reg;
211 u32 pipestat[2];
212 /** splitted irq regs for graphics and display engine on IGDNG,
213 irq_mask_reg is still used for display irq. */
214 u32 gt_irq_mask_reg;
215 u32 gt_irq_enable_reg;
216 u32 de_irq_enable_reg;
217
218 u32 hotplug_supported_mask;
219 struct work_struct hotplug_work;
220
221 int tex_lru_log_granularity;
222 int allow_batchbuffer;
223 struct mem_block *agp_heap;
224 unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
225 int vblank_pipe;
226
227 /* For hangcheck timer */
228 #define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */
229 struct timer_list hangcheck_timer;
230 int hangcheck_count;
231 uint32_t last_acthd;
232
233 bool cursor_needs_physical;
234
235 struct drm_mm vram;
236
237 unsigned long cfb_size;
238 unsigned long cfb_pitch;
239 int cfb_fence;
240 int cfb_plane;
241
242 int irq_enabled;
243
244 struct intel_opregion opregion;
245
246 /* overlay */
247 struct intel_overlay *overlay;
248
249 /* LVDS info */
250 int backlight_duty_cycle; /* restore backlight to this value */
251 bool panel_wants_dither;
252 struct drm_display_mode *panel_fixed_mode;
253 struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
254 struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
255
256 /* Feature bits from the VBIOS */
257 unsigned int int_tv_support:1;
258 unsigned int lvds_dither:1;
259 unsigned int lvds_vbt:1;
260 unsigned int int_crt_support:1;
261 unsigned int lvds_use_ssc:1;
262 unsigned int edp_support:1;
263 int lvds_ssc_freq;
264
265 struct notifier_block lid_notifier;
266
267 int crt_ddc_bus; /* -1 = unknown, else GPIO to use for CRT DDC */
268 struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
269 int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
270 int num_fence_regs; /* 8 on pre-965, 16 otherwise */
271
272 unsigned int fsb_freq, mem_freq;
273
274 spinlock_t error_lock;
275 struct drm_i915_error_state *first_error;
276 struct work_struct error_work;
277 struct workqueue_struct *wq;
278
279 /* Display functions */
280 struct drm_i915_display_funcs display;
281
282 /* Register state */
283 bool modeset_on_lid;
284 u8 saveLBB;
285 u32 saveDSPACNTR;
286 u32 saveDSPBCNTR;
287 u32 saveDSPARB;
288 u32 saveRENDERSTANDBY;
289 u32 savePWRCTXA;
290 u32 saveHWS;
291 u32 savePIPEACONF;
292 u32 savePIPEBCONF;
293 u32 savePIPEASRC;
294 u32 savePIPEBSRC;
295 u32 saveFPA0;
296 u32 saveFPA1;
297 u32 saveDPLL_A;
298 u32 saveDPLL_A_MD;
299 u32 saveHTOTAL_A;
300 u32 saveHBLANK_A;
301 u32 saveHSYNC_A;
302 u32 saveVTOTAL_A;
303 u32 saveVBLANK_A;
304 u32 saveVSYNC_A;
305 u32 saveBCLRPAT_A;
306 u32 saveTRANS_HTOTAL_A;
307 u32 saveTRANS_HBLANK_A;
308 u32 saveTRANS_HSYNC_A;
309 u32 saveTRANS_VTOTAL_A;
310 u32 saveTRANS_VBLANK_A;
311 u32 saveTRANS_VSYNC_A;
312 u32 savePIPEASTAT;
313 u32 saveDSPASTRIDE;
314 u32 saveDSPASIZE;
315 u32 saveDSPAPOS;
316 u32 saveDSPAADDR;
317 u32 saveDSPASURF;
318 u32 saveDSPATILEOFF;
319 u32 savePFIT_PGM_RATIOS;
320 u32 saveBLC_HIST_CTL;
321 u32 saveBLC_PWM_CTL;
322 u32 saveBLC_PWM_CTL2;
323 u32 saveBLC_CPU_PWM_CTL;
324 u32 saveBLC_CPU_PWM_CTL2;
325 u32 saveFPB0;
326 u32 saveFPB1;
327 u32 saveDPLL_B;
328 u32 saveDPLL_B_MD;
329 u32 saveHTOTAL_B;
330 u32 saveHBLANK_B;
331 u32 saveHSYNC_B;
332 u32 saveVTOTAL_B;
333 u32 saveVBLANK_B;
334 u32 saveVSYNC_B;
335 u32 saveBCLRPAT_B;
336 u32 saveTRANS_HTOTAL_B;
337 u32 saveTRANS_HBLANK_B;
338 u32 saveTRANS_HSYNC_B;
339 u32 saveTRANS_VTOTAL_B;
340 u32 saveTRANS_VBLANK_B;
341 u32 saveTRANS_VSYNC_B;
342 u32 savePIPEBSTAT;
343 u32 saveDSPBSTRIDE;
344 u32 saveDSPBSIZE;
345 u32 saveDSPBPOS;
346 u32 saveDSPBADDR;
347 u32 saveDSPBSURF;
348 u32 saveDSPBTILEOFF;
349 u32 saveVGA0;
350 u32 saveVGA1;
351 u32 saveVGA_PD;
352 u32 saveVGACNTRL;
353 u32 saveADPA;
354 u32 saveLVDS;
355 u32 savePP_ON_DELAYS;
356 u32 savePP_OFF_DELAYS;
357 u32 saveDVOA;
358 u32 saveDVOB;
359 u32 saveDVOC;
360 u32 savePP_ON;
361 u32 savePP_OFF;
362 u32 savePP_CONTROL;
363 u32 savePP_DIVISOR;
364 u32 savePFIT_CONTROL;
365 u32 save_palette_a[256];
366 u32 save_palette_b[256];
367 u32 saveDPFC_CB_BASE;
368 u32 saveFBC_CFB_BASE;
369 u32 saveFBC_LL_BASE;
370 u32 saveFBC_CONTROL;
371 u32 saveFBC_CONTROL2;
372 u32 saveIER;
373 u32 saveIIR;
374 u32 saveIMR;
375 u32 saveDEIER;
376 u32 saveDEIMR;
377 u32 saveGTIER;
378 u32 saveGTIMR;
379 u32 saveFDI_RXA_IMR;
380 u32 saveFDI_RXB_IMR;
381 u32 saveCACHE_MODE_0;
382 u32 saveD_STATE;
383 u32 saveDSPCLK_GATE_D;
384 u32 saveMI_ARB_STATE;
385 u32 saveSWF0[16];
386 u32 saveSWF1[16];
387 u32 saveSWF2[3];
388 u8 saveMSR;
389 u8 saveSR[8];
390 u8 saveGR[25];
391 u8 saveAR_INDEX;
392 u8 saveAR[21];
393 u8 saveDACMASK;
394 u8 saveCR[37];
395 uint64_t saveFENCE[16];
396 u32 saveCURACNTR;
397 u32 saveCURAPOS;
398 u32 saveCURABASE;
399 u32 saveCURBCNTR;
400 u32 saveCURBPOS;
401 u32 saveCURBBASE;
402 u32 saveCURSIZE;
403 u32 saveDP_B;
404 u32 saveDP_C;
405 u32 saveDP_D;
406 u32 savePIPEA_GMCH_DATA_M;
407 u32 savePIPEB_GMCH_DATA_M;
408 u32 savePIPEA_GMCH_DATA_N;
409 u32 savePIPEB_GMCH_DATA_N;
410 u32 savePIPEA_DP_LINK_M;
411 u32 savePIPEB_DP_LINK_M;
412 u32 savePIPEA_DP_LINK_N;
413 u32 savePIPEB_DP_LINK_N;
414 u32 saveFDI_RXA_CTL;
415 u32 saveFDI_TXA_CTL;
416 u32 saveFDI_RXB_CTL;
417 u32 saveFDI_TXB_CTL;
418 u32 savePFA_CTL_1;
419 u32 savePFB_CTL_1;
420 u32 savePFA_WIN_SZ;
421 u32 savePFB_WIN_SZ;
422 u32 savePFA_WIN_POS;
423 u32 savePFB_WIN_POS;
424
425 struct {
426 struct drm_mm gtt_space;
427
428 struct io_mapping *gtt_mapping;
429 int gtt_mtrr;
430
431 /**
432 * Membership on list of all loaded devices, used to evict
433 * inactive buffers under memory pressure.
434 *
435 * Modifications should only be done whilst holding the
436 * shrink_list_lock spinlock.
437 */
438 struct list_head shrink_list;
439
440 /**
441 * List of objects currently involved in rendering from the
442 * ringbuffer.
443 *
444 * Includes buffers having the contents of their GPU caches
445 * flushed, not necessarily primitives. last_rendering_seqno
446 * represents when the rendering involved will be completed.
447 *
448 * A reference is held on the buffer while on this list.
449 */
450 spinlock_t active_list_lock;
451 struct list_head active_list;
452
453 /**
454 * List of objects which are not in the ringbuffer but which
455 * still have a write_domain which needs to be flushed before
456 * unbinding.
457 *
458 * last_rendering_seqno is 0 while an object is in this list.
459 *
460 * A reference is held on the buffer while on this list.
461 */
462 struct list_head flushing_list;
463
464 /**
465 * LRU list of objects which are not in the ringbuffer and
466 * are ready to unbind, but are still in the GTT.
467 *
468 * last_rendering_seqno is 0 while an object is in this list.
469 *
470 * A reference is not held on the buffer while on this list,
471 * as merely being GTT-bound shouldn't prevent its being
472 * freed, and we'll pull it off the list in the free path.
473 */
474 struct list_head inactive_list;
475
476 /** LRU list of objects with fence regs on them. */
477 struct list_head fence_list;
478
479 /**
480 * List of breadcrumbs associated with GPU requests currently
481 * outstanding.
482 */
483 struct list_head request_list;
484
485 /**
486 * We leave the user IRQ off as much as possible,
487 * but this means that requests will finish and never
488 * be retired once the system goes idle. Set a timer to
489 * fire periodically while the ring is running. When it
490 * fires, go retire requests.
491 */
492 struct delayed_work retire_work;
493
494 uint32_t next_gem_seqno;
495
496 /**
497 * Waiting sequence number, if any
498 */
499 uint32_t waiting_gem_seqno;
500
501 /**
502 * Last seq seen at irq time
503 */
504 uint32_t irq_gem_seqno;
505
506 /**
507 * Flag if the X Server, and thus DRM, is not currently in
508 * control of the device.
509 *
510 * This is set between LeaveVT and EnterVT. It needs to be
511 * replaced with a semaphore. It also needs to be
512 * transitioned away from for kernel modesetting.
513 */
514 int suspended;
515
516 /**
517 * Flag if the hardware appears to be wedged.
518 *
519 * This is set when attempts to idle the device timeout.
520 * It prevents command submission from occuring and makes
521 * every pending request fail
522 */
523 atomic_t wedged;
524
525 /** Bit 6 swizzling required for X tiling */
526 uint32_t bit_6_swizzle_x;
527 /** Bit 6 swizzling required for Y tiling */
528 uint32_t bit_6_swizzle_y;
529
530 /* storage for physical objects */
531 struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
532 } mm;
533 struct sdvo_device_mapping sdvo_mappings[2];
534 /* indicate whether the LVDS_BORDER should be enabled or not */
535 unsigned int lvds_border_bits;
536
537 /* Reclocking support */
538 bool render_reclock_avail;
539 bool lvds_downclock_avail;
540 struct work_struct idle_work;
541 struct timer_list idle_timer;
542 bool busy;
543 u16 orig_clock;
544 } drm_i915_private_t;
545
546 /** driver private structure attached to each drm_gem_object */
547 struct drm_i915_gem_object {
548 struct drm_gem_object *obj;
549
550 /** Current space allocated to this object in the GTT, if any. */
551 struct drm_mm_node *gtt_space;
552
553 /** This object's place on the active/flushing/inactive lists */
554 struct list_head list;
555
556 /** This object's place on the fenced object LRU */
557 struct list_head fence_list;
558
559 /**
560 * This is set if the object is on the active or flushing lists
561 * (has pending rendering), and is not set if it's on inactive (ready
562 * to be unbound).
563 */
564 int active;
565
566 /**
567 * This is set if the object has been written to since last bound
568 * to the GTT
569 */
570 int dirty;
571
572 /** AGP memory structure for our GTT binding. */
573 DRM_AGP_MEM *agp_mem;
574
575 struct page **pages;
576 int pages_refcount;
577
578 /**
579 * Current offset of the object in GTT space.
580 *
581 * This is the same as gtt_space->start
582 */
583 uint32_t gtt_offset;
584
585 /**
586 * Fake offset for use by mmap(2)
587 */
588 uint64_t mmap_offset;
589
590 /**
591 * Fence register bits (if any) for this object. Will be set
592 * as needed when mapped into the GTT.
593 * Protected by dev->struct_mutex.
594 */
595 int fence_reg;
596
597 /** How many users have pinned this object in GTT space */
598 int pin_count;
599
600 /** Breadcrumb of last rendering to the buffer. */
601 uint32_t last_rendering_seqno;
602
603 /** Current tiling mode for the object. */
604 uint32_t tiling_mode;
605 uint32_t stride;
606
607 /** Record of address bit 17 of each page at last unbind. */
608 long *bit_17;
609
610 /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
611 uint32_t agp_type;
612
613 /**
614 * If present, while GEM_DOMAIN_CPU is in the read domain this array
615 * flags which individual pages are valid.
616 */
617 uint8_t *page_cpu_valid;
618
619 /** User space pin count and filp owning the pin */
620 uint32_t user_pin_count;
621 struct drm_file *pin_filp;
622
623 /** for phy allocated objects */
624 struct drm_i915_gem_phys_object *phys_obj;
625
626 /**
627 * Used for checking the object doesn't appear more than once
628 * in an execbuffer object list.
629 */
630 int in_execbuffer;
631
632 /**
633 * Advice: are the backing pages purgeable?
634 */
635 int madv;
636 };
637
638 /**
639 * Request queue structure.
640 *
641 * The request queue allows us to note sequence numbers that have been emitted
642 * and may be associated with active buffers to be retired.
643 *
644 * By keeping this list, we can avoid having to do questionable
645 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
646 * an emission time with seqnos for tracking how far ahead of the GPU we are.
647 */
648 struct drm_i915_gem_request {
649 /** GEM sequence number associated with this request. */
650 uint32_t seqno;
651
652 /** Time at which this request was emitted, in jiffies. */
653 unsigned long emitted_jiffies;
654
655 /** global list entry for this request */
656 struct list_head list;
657
658 /** file_priv list entry for this request */
659 struct list_head client_list;
660 };
661
662 struct drm_i915_file_private {
663 struct {
664 struct list_head request_list;
665 } mm;
666 };
667
668 enum intel_chip_family {
669 CHIP_I8XX = 0x01,
670 CHIP_I9XX = 0x02,
671 CHIP_I915 = 0x04,
672 CHIP_I965 = 0x08,
673 };
674
675 extern struct drm_ioctl_desc i915_ioctls[];
676 extern int i915_max_ioctl;
677 extern unsigned int i915_fbpercrtc;
678 extern unsigned int i915_powersave;
679
680 extern void i915_save_display(struct drm_device *dev);
681 extern void i915_restore_display(struct drm_device *dev);
682 extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
683 extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
684
685 /* i915_dma.c */
686 extern void i915_kernel_lost_context(struct drm_device * dev);
687 extern int i915_driver_load(struct drm_device *, unsigned long flags);
688 extern int i915_driver_unload(struct drm_device *);
689 extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
690 extern void i915_driver_lastclose(struct drm_device * dev);
691 extern void i915_driver_preclose(struct drm_device *dev,
692 struct drm_file *file_priv);
693 extern void i915_driver_postclose(struct drm_device *dev,
694 struct drm_file *file_priv);
695 extern int i915_driver_device_is_agp(struct drm_device * dev);
696 extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
697 unsigned long arg);
698 extern int i915_emit_box(struct drm_device *dev,
699 struct drm_clip_rect *boxes,
700 int i, int DR1, int DR4);
701 extern int i965_reset(struct drm_device *dev, u8 flags);
702
703 /* i915_irq.c */
704 void i915_hangcheck_elapsed(unsigned long data);
705 extern int i915_irq_emit(struct drm_device *dev, void *data,
706 struct drm_file *file_priv);
707 extern int i915_irq_wait(struct drm_device *dev, void *data,
708 struct drm_file *file_priv);
709 void i915_user_irq_get(struct drm_device *dev);
710 void i915_trace_irq_get(struct drm_device *dev, u32 seqno);
711 void i915_user_irq_put(struct drm_device *dev);
712 extern void i915_enable_interrupt (struct drm_device *dev);
713
714 extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
715 extern void i915_driver_irq_preinstall(struct drm_device * dev);
716 extern int i915_driver_irq_postinstall(struct drm_device *dev);
717 extern void i915_driver_irq_uninstall(struct drm_device * dev);
718 extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
719 struct drm_file *file_priv);
720 extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
721 struct drm_file *file_priv);
722 extern int i915_enable_vblank(struct drm_device *dev, int crtc);
723 extern void i915_disable_vblank(struct drm_device *dev, int crtc);
724 extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
725 extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
726 extern int i915_vblank_swap(struct drm_device *dev, void *data,
727 struct drm_file *file_priv);
728 extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
729
730 void
731 i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
732
733 void
734 i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
735
736
737 /* i915_mem.c */
738 extern int i915_mem_alloc(struct drm_device *dev, void *data,
739 struct drm_file *file_priv);
740 extern int i915_mem_free(struct drm_device *dev, void *data,
741 struct drm_file *file_priv);
742 extern int i915_mem_init_heap(struct drm_device *dev, void *data,
743 struct drm_file *file_priv);
744 extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
745 struct drm_file *file_priv);
746 extern void i915_mem_takedown(struct mem_block **heap);
747 extern void i915_mem_release(struct drm_device * dev,
748 struct drm_file *file_priv, struct mem_block *heap);
749 /* i915_gem.c */
750 int i915_gem_init_ioctl(struct drm_device *dev, void *data,
751 struct drm_file *file_priv);
752 int i915_gem_create_ioctl(struct drm_device *dev, void *data,
753 struct drm_file *file_priv);
754 int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
755 struct drm_file *file_priv);
756 int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
757 struct drm_file *file_priv);
758 int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
759 struct drm_file *file_priv);
760 int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
761 struct drm_file *file_priv);
762 int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
763 struct drm_file *file_priv);
764 int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
765 struct drm_file *file_priv);
766 int i915_gem_execbuffer(struct drm_device *dev, void *data,
767 struct drm_file *file_priv);
768 int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
769 struct drm_file *file_priv);
770 int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
771 struct drm_file *file_priv);
772 int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
773 struct drm_file *file_priv);
774 int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
775 struct drm_file *file_priv);
776 int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
777 struct drm_file *file_priv);
778 int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
779 struct drm_file *file_priv);
780 int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
781 struct drm_file *file_priv);
782 int i915_gem_set_tiling(struct drm_device *dev, void *data,
783 struct drm_file *file_priv);
784 int i915_gem_get_tiling(struct drm_device *dev, void *data,
785 struct drm_file *file_priv);
786 int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
787 struct drm_file *file_priv);
788 void i915_gem_load(struct drm_device *dev);
789 int i915_gem_init_object(struct drm_gem_object *obj);
790 void i915_gem_free_object(struct drm_gem_object *obj);
791 int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
792 void i915_gem_object_unpin(struct drm_gem_object *obj);
793 int i915_gem_object_unbind(struct drm_gem_object *obj);
794 void i915_gem_release_mmap(struct drm_gem_object *obj);
795 void i915_gem_lastclose(struct drm_device *dev);
796 uint32_t i915_get_gem_seqno(struct drm_device *dev);
797 bool i915_seqno_passed(uint32_t seq1, uint32_t seq2);
798 int i915_gem_object_get_fence_reg(struct drm_gem_object *obj);
799 int i915_gem_object_put_fence_reg(struct drm_gem_object *obj);
800 void i915_gem_retire_requests(struct drm_device *dev);
801 void i915_gem_retire_work_handler(struct work_struct *work);
802 void i915_gem_clflush_object(struct drm_gem_object *obj);
803 int i915_gem_object_set_domain(struct drm_gem_object *obj,
804 uint32_t read_domains,
805 uint32_t write_domain);
806 int i915_gem_init_ringbuffer(struct drm_device *dev);
807 void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
808 int i915_gem_do_init(struct drm_device *dev, unsigned long start,
809 unsigned long end);
810 int i915_gem_idle(struct drm_device *dev);
811 int i915_lp_ring_sync(struct drm_device *dev);
812 int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
813 int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
814 int write);
815 int i915_gem_attach_phys_object(struct drm_device *dev,
816 struct drm_gem_object *obj, int id);
817 void i915_gem_detach_phys_object(struct drm_device *dev,
818 struct drm_gem_object *obj);
819 void i915_gem_free_all_phys_object(struct drm_device *dev);
820 int i915_gem_object_get_pages(struct drm_gem_object *obj);
821 void i915_gem_object_put_pages(struct drm_gem_object *obj);
822 void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv);
823
824 void i915_gem_shrinker_init(void);
825 void i915_gem_shrinker_exit(void);
826
827 /* i915_gem_tiling.c */
828 void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
829 void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj);
830 void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj);
831
832 /* i915_gem_debug.c */
833 void i915_gem_dump_object(struct drm_gem_object *obj, int len,
834 const char *where, uint32_t mark);
835 #if WATCH_INACTIVE
836 void i915_verify_inactive(struct drm_device *dev, char *file, int line);
837 #else
838 #define i915_verify_inactive(dev, file, line)
839 #endif
840 void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
841 void i915_gem_dump_object(struct drm_gem_object *obj, int len,
842 const char *where, uint32_t mark);
843 void i915_dump_lru(struct drm_device *dev, const char *where);
844
845 /* i915_debugfs.c */
846 int i915_debugfs_init(struct drm_minor *minor);
847 void i915_debugfs_cleanup(struct drm_minor *minor);
848
849 /* i915_suspend.c */
850 extern int i915_save_state(struct drm_device *dev);
851 extern int i915_restore_state(struct drm_device *dev);
852
853 /* i915_suspend.c */
854 extern int i915_save_state(struct drm_device *dev);
855 extern int i915_restore_state(struct drm_device *dev);
856
857 #ifdef CONFIG_ACPI
858 /* i915_opregion.c */
859 extern int intel_opregion_init(struct drm_device *dev, int resume);
860 extern void intel_opregion_free(struct drm_device *dev, int suspend);
861 extern void opregion_asle_intr(struct drm_device *dev);
862 extern void opregion_enable_asle(struct drm_device *dev);
863 #else
864 static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; }
865 static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; }
866 static inline void opregion_asle_intr(struct drm_device *dev) { return; }
867 static inline void opregion_enable_asle(struct drm_device *dev) { return; }
868 #endif
869
870 /* modesetting */
871 extern void intel_modeset_init(struct drm_device *dev);
872 extern void intel_modeset_cleanup(struct drm_device *dev);
873 extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
874 extern void i8xx_disable_fbc(struct drm_device *dev);
875 extern void g4x_disable_fbc(struct drm_device *dev);
876
877 /**
878 * Lock test for when it's just for synchronization of ring access.
879 *
880 * In that case, we don't need to do it when GEM is initialized as nobody else
881 * has access to the ring.
882 */
883 #define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \
884 if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \
885 LOCK_TEST_WITH_RETURN(dev, file_priv); \
886 } while (0)
887
888 #define I915_READ(reg) readl(dev_priv->regs + (reg))
889 #define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg))
890 #define I915_READ16(reg) readw(dev_priv->regs + (reg))
891 #define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg))
892 #define I915_READ8(reg) readb(dev_priv->regs + (reg))
893 #define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg))
894 #define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg))
895 #define I915_READ64(reg) readq(dev_priv->regs + (reg))
896 #define POSTING_READ(reg) (void)I915_READ(reg)
897
898 #define I915_VERBOSE 0
899
900 #define RING_LOCALS volatile unsigned int *ring_virt__;
901
902 #define BEGIN_LP_RING(n) do { \
903 int bytes__ = 4*(n); \
904 if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \
905 /* a wrap must occur between instructions so pad beforehand */ \
906 if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \
907 i915_wrap_ring(dev); \
908 if (unlikely (dev_priv->ring.space < bytes__)) \
909 i915_wait_ring(dev, bytes__, __func__); \
910 ring_virt__ = (unsigned int *) \
911 (dev_priv->ring.virtual_start + dev_priv->ring.tail); \
912 dev_priv->ring.tail += bytes__; \
913 dev_priv->ring.tail &= dev_priv->ring.Size - 1; \
914 dev_priv->ring.space -= bytes__; \
915 } while (0)
916
917 #define OUT_RING(n) do { \
918 if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \
919 *ring_virt__++ = (n); \
920 } while (0)
921
922 #define ADVANCE_LP_RING() do { \
923 if (I915_VERBOSE) \
924 DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail); \
925 I915_WRITE(PRB0_TAIL, dev_priv->ring.tail); \
926 } while(0)
927
928 /**
929 * Reads a dword out of the status page, which is written to from the command
930 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
931 * MI_STORE_DATA_IMM.
932 *
933 * The following dwords have a reserved meaning:
934 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
935 * 0x04: ring 0 head pointer
936 * 0x05: ring 1 head pointer (915-class)
937 * 0x06: ring 2 head pointer (915-class)
938 * 0x10-0x1b: Context status DWords (GM45)
939 * 0x1f: Last written status offset. (GM45)
940 *
941 * The area from dword 0x20 to 0x3ff is available for driver usage.
942 */
943 #define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg])
944 #define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
945 #define I915_GEM_HWS_INDEX 0x20
946 #define I915_BREADCRUMB_INDEX 0x21
947
948 extern int i915_wrap_ring(struct drm_device * dev);
949 extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller);
950
951 #define IS_I830(dev) ((dev)->pci_device == 0x3577)
952 #define IS_845G(dev) ((dev)->pci_device == 0x2562)
953 #define IS_I85X(dev) ((dev)->pci_device == 0x3582)
954 #define IS_I865G(dev) ((dev)->pci_device == 0x2572)
955
956 #define IS_I915G(dev) ((dev)->pci_device == 0x2582 || (dev)->pci_device == 0x258a)
957 #define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
958 #define IS_I945G(dev) ((dev)->pci_device == 0x2772)
959 #define IS_I945GM(dev) ((dev)->pci_device == 0x27A2 ||\
960 (dev)->pci_device == 0x27AE)
961 #define IS_I965G(dev) ((dev)->pci_device == 0x2972 || \
962 (dev)->pci_device == 0x2982 || \
963 (dev)->pci_device == 0x2992 || \
964 (dev)->pci_device == 0x29A2 || \
965 (dev)->pci_device == 0x2A02 || \
966 (dev)->pci_device == 0x2A12 || \
967 (dev)->pci_device == 0x2A42 || \
968 (dev)->pci_device == 0x2E02 || \
969 (dev)->pci_device == 0x2E12 || \
970 (dev)->pci_device == 0x2E22 || \
971 (dev)->pci_device == 0x2E32 || \
972 (dev)->pci_device == 0x2E42 || \
973 (dev)->pci_device == 0x0042 || \
974 (dev)->pci_device == 0x0046)
975
976 #define IS_I965GM(dev) ((dev)->pci_device == 0x2A02 || \
977 (dev)->pci_device == 0x2A12)
978
979 #define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
980
981 #define IS_G4X(dev) ((dev)->pci_device == 0x2E02 || \
982 (dev)->pci_device == 0x2E12 || \
983 (dev)->pci_device == 0x2E22 || \
984 (dev)->pci_device == 0x2E32 || \
985 (dev)->pci_device == 0x2E42 || \
986 IS_GM45(dev))
987
988 #define IS_IGDG(dev) ((dev)->pci_device == 0xa001)
989 #define IS_IGDGM(dev) ((dev)->pci_device == 0xa011)
990 #define IS_IGD(dev) (IS_IGDG(dev) || IS_IGDGM(dev))
991
992 #define IS_G33(dev) ((dev)->pci_device == 0x29C2 || \
993 (dev)->pci_device == 0x29B2 || \
994 (dev)->pci_device == 0x29D2 || \
995 (IS_IGD(dev)))
996
997 #define IS_IGDNG_D(dev) ((dev)->pci_device == 0x0042)
998 #define IS_IGDNG_M(dev) ((dev)->pci_device == 0x0046)
999 #define IS_IGDNG(dev) (IS_IGDNG_D(dev) || IS_IGDNG_M(dev))
1000
1001 #define IS_I9XX(dev) (IS_I915G(dev) || IS_I915GM(dev) || IS_I945G(dev) || \
1002 IS_I945GM(dev) || IS_I965G(dev) || IS_G33(dev) || \
1003 IS_IGDNG(dev))
1004
1005 #define IS_MOBILE(dev) (IS_I830(dev) || IS_I85X(dev) || IS_I915GM(dev) || \
1006 IS_I945GM(dev) || IS_I965GM(dev) || IS_GM45(dev) || \
1007 IS_IGD(dev) || IS_IGDNG_M(dev))
1008
1009 #define I915_NEED_GFX_HWS(dev) (IS_G33(dev) || IS_GM45(dev) || IS_G4X(dev) || \
1010 IS_IGDNG(dev))
1011 /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
1012 * rows, which changed the alignment requirements and fence programming.
1013 */
1014 #define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \
1015 IS_I915GM(dev)))
1016 #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IGDNG(dev))
1017 #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IGDNG(dev))
1018 #define SUPPORTS_EDP(dev) (IS_IGDNG_M(dev))
1019 #define I915_HAS_HOTPLUG(dev) (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev) || IS_I965G(dev))
1020 /* dsparb controlled by hw only */
1021 #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IGDNG(dev))
1022
1023 #define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IGDNG(dev))
1024 #define HAS_PIPE_CXSR(dev) (IS_G4X(dev) || IS_IGDNG(dev))
1025 #define I915_HAS_FBC(dev) (IS_MOBILE(dev) && \
1026 (IS_I9XX(dev) || IS_GM45(dev)) && \
1027 !IS_IGD(dev) && \
1028 !IS_IGDNG(dev))
1029 #define I915_HAS_RC6(dev) (IS_I965GM(dev) || IS_GM45(dev) || IS_IGDNG_M(dev))
1030
1031 #define PRIMARY_RINGBUFFER_SIZE (128*1024)
1032
1033 #endif
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree