arch/x86_64/kernel/setup64.c

   1 /*
   2  * X86-64 specific CPU setup.
   3  * Copyright (C) 1995  Linus Torvalds
   4  * Copyright 2001, 2002, 2003 SuSE Labs / Andi Kleen.
   5  * See setup.c for older changelog.
   6  */
   7 #include <linux/config.h>
   8 #include <linux/init.h>
   9 #include <linux/kernel.h>
  10 #include <linux/sched.h>
  11 #include <linux/string.h>
  12 #include <linux/bootmem.h>
  13 #include <linux/bitops.h>
  14 #include <linux/module.h>
  15 #include <asm/bootsetup.h>
  16 #include <asm/pda.h>
  17 #include <asm/pgtable.h>
  18 #include <asm/processor.h>
  19 #include <asm/desc.h>
  20 #include <asm/atomic.h>
  21 #include <asm/mmu_context.h>
  22 #include <asm/smp.h>
  23 #include <asm/i387.h>
  24 #include <asm/percpu.h>
  25 #include <asm/proto.h>
  26 #include <asm/sections.h>
  27
  28 char x86_boot_params[BOOT_PARAM_SIZE] __initdata = {0,};
  29
  30 cpumask_t cpu_initialized __cpuinitdata = CPU_MASK_NONE;
  31
  32 struct x8664_pda *_cpu_pda[NR_CPUS] __read_mostly;
  33 EXPORT_SYMBOL(_cpu_pda);
  34 struct x8664_pda boot_cpu_pda[NR_CPUS] __cacheline_aligned;
  35
  36 struct desc_ptr idt_descr = { 256 * 16 - 1, (unsigned long) idt_table };
  37
  38 char boot_cpu_stack[IRQSTACKSIZE] __attribute__((section(".bss.page_aligned")));
  39
  40 unsigned long __supported_pte_mask __read_mostly = ~0UL;
  41 EXPORT_SYMBOL(__supported_pte_mask);
  42 static int do_not_nx __cpuinitdata = 0;
  43
  44 /* noexec=on|off
  45 Control non executable mappings for 64bit processes.
  46
  47 on      Enable(default)
  48 off     Disable
  49 */
  50 int __init nonx_setup(char *str)
  51 {
  52         if (!strncmp(str, "on", 2)) {
  53                 __supported_pte_mask |= _PAGE_NX;
  54                 do_not_nx = 0;
  55         } else if (!strncmp(str, "off", 3)) {
  56                 do_not_nx = 1;
  57                 __supported_pte_mask &= ~_PAGE_NX;
  58         }
  59         return 1;
  60 }
  61 __setup("noexec=", nonx_setup); /* parsed early actually */
  62
  63 int force_personality32 = 0;
  64
  65 /* noexec32=on|off
  66 Control non executable heap for 32bit processes.
  67 To control the stack too use noexec=off
  68
  69 on      PROT_READ does not imply PROT_EXEC for 32bit processes
  70 off     PROT_READ implies PROT_EXEC (default)
  71 */
  72 static int __init nonx32_setup(char *str)
  73 {
  74         if (!strcmp(str, "on"))
  75                 force_personality32 &= ~READ_IMPLIES_EXEC;
  76         else if (!strcmp(str, "off"))
  77                 force_personality32 |= READ_IMPLIES_EXEC;
  78         return 1;
  79 }
  80 __setup("noexec32=", nonx32_setup);
  81
  82 /*
  83  * Great future plan:
  84  * Declare PDA itself and support (irqstack,tss,pgd) as per cpu data.
  85  * Always point %gs to its beginning
  86  */
  87 void __init setup_per_cpu_areas(void)
  88 {
  89         int i;
  90         unsigned long size;
  91
  92 #ifdef CONFIG_HOTPLUG_CPU
  93         prefill_possible_map();
  94 #endif
  95
  96         /* Copy section for each CPU (we discard the original) */
  97         size = ALIGN(__per_cpu_end - __per_cpu_start, SMP_CACHE_BYTES);
  98 #ifdef CONFIG_MODULES
  99         if (size < PERCPU_ENOUGH_ROOM)
 100                 size = PERCPU_ENOUGH_ROOM;
 101 #endif
 102
 103         for_each_cpu_mask (i, cpu_possible_map) {
 104                 char *ptr;
 105
 106                 if (!NODE_DATA(cpu_to_node(i))) {
 107                         printk("cpu with no node %d, num_online_nodes %d\n",
 108                                i, num_online_nodes());
 109                         ptr = alloc_bootmem(size);
 110                 } else {
 111                         ptr = alloc_bootmem_node(NODE_DATA(cpu_to_node(i)), size);
 112                 }
 113                 if (!ptr)
 114                         panic("Cannot allocate cpu data for CPU %d\n", i);
 115                 cpu_pda(i)->data_offset = ptr - __per_cpu_start;
 116                 memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
 117         }
 118 }
 119
 120 void pda_init(int cpu)
 121 {
 122         struct x8664_pda *pda = cpu_pda(cpu);
 123
 124         /* Setup up data that may be needed in __get_free_pages early */
 125         asm volatile("movl %0,%%fs ; movl %0,%%gs" :: "r" (0));
 126         wrmsrl(MSR_GS_BASE, pda);
 127
 128         pda->cpunumber = cpu;
 129         pda->irqcount = -1;
 130         pda->kernelstack =
 131                 (unsigned long)stack_thread_info() - PDA_STACKOFFSET + THREAD_SIZE;
 132         pda->active_mm = &init_mm;
 133         pda->mmu_state = 0;
 134
 135         if (cpu == 0) {
 136                 /* others are initialized in smpboot.c */
 137                 pda->pcurrent = &init_task;
 138                 pda->irqstackptr = boot_cpu_stack;
 139         } else {
 140                 pda->irqstackptr = (char *)
 141                         __get_free_pages(GFP_ATOMIC, IRQSTACK_ORDER);
 142                 if (!pda->irqstackptr)
 143                         panic("cannot allocate irqstack for cpu %d", cpu);
 144         }
 145
 146
 147         pda->irqstackptr += IRQSTACKSIZE-64;
 148 }
 149
 150 char boot_exception_stacks[(N_EXCEPTION_STACKS - 1) * EXCEPTION_STKSZ + DEBUG_STKSZ]
 151 __attribute__((section(".bss.page_aligned")));
 152
 153 /* May not be marked __init: used by software suspend */
 154 void syscall_init(void)
 155 {
 156         /*
 157          * LSTAR and STAR live in a bit strange symbiosis.
 158          * They both write to the same internal register. STAR allows to set CS/DS
 159          * but only a 32bit target. LSTAR sets the 64bit rip.
 160          */
 161         wrmsrl(MSR_STAR,  ((u64)__USER32_CS)<<48  | ((u64)__KERNEL_CS)<<32);
 162         wrmsrl(MSR_LSTAR, system_call);
 163
 164 #ifdef CONFIG_IA32_EMULATION
 165         syscall32_cpu_init ();
 166 #endif
 167
 168         /* Flags to clear on syscall */
 169         wrmsrl(MSR_SYSCALL_MASK, EF_TF|EF_DF|EF_IE|0x3000);
 170 }
 171
 172 void __cpuinit check_efer(void)
 173 {
 174         unsigned long efer;
 175
 176         rdmsrl(MSR_EFER, efer);
 177         if (!(efer & EFER_NX) || do_not_nx) {
 178                 __supported_pte_mask &= ~_PAGE_NX;
 179         }
 180 }
 181
 182 /*
 183  * cpu_init() initializes state that is per-CPU. Some data is already
 184  * initialized (naturally) in the bootstrap process, such as the GDT
 185  * and IDT. We reload them nevertheless, this function acts as a
 186  * 'CPU state barrier', nothing should get across.
 187  * A lot of state is already set up in PDA init.
 188  */
 189 void __cpuinit cpu_init (void)
 190 {
 191         int cpu = stack_smp_processor_id();
 192         struct tss_struct *t = &per_cpu(init_tss, cpu);
 193         unsigned long v;
 194         char *estacks = NULL;
 195         struct task_struct *me;
 196         int i;
 197
 198         /* CPU 0 is initialised in head64.c */
 199         if (cpu != 0) {
 200                 pda_init(cpu);
 201                 zap_low_mappings(cpu);
 202         } else
 203                 estacks = boot_exception_stacks;
 204
 205         me = current;
 206
 207         if (cpu_test_and_set(cpu, cpu_initialized))
 208                 panic("CPU#%d already initialized!\n", cpu);
 209
 210         printk("Initializing CPU#%d\n", cpu);
 211
 212         clear_in_cr4(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE);
 213
 214         /*
 215          * Initialize the per-CPU GDT with the boot GDT,
 216          * and set up the GDT descriptor:
 217          */
 218         if (cpu)
 219                 memcpy(cpu_gdt(cpu), cpu_gdt_table, GDT_SIZE);
 220
 221         cpu_gdt_descr[cpu].size = GDT_SIZE;
 222         asm volatile("lgdt %0" :: "m" (cpu_gdt_descr[cpu]));
 223         asm volatile("lidt %0" :: "m" (idt_descr));
 224
 225         memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8);
 226         syscall_init();
 227
 228         wrmsrl(MSR_FS_BASE, 0);
 229         wrmsrl(MSR_KERNEL_GS_BASE, 0);
 230         barrier();
 231
 232         check_efer();
 233
 234         /*
 235          * set up and load the per-CPU TSS
 236          */
 237         for (v = 0; v < N_EXCEPTION_STACKS; v++) {
 238                 if (cpu) {
 239                         static const unsigned int order[N_EXCEPTION_STACKS] = {
 240                                 [0 ... N_EXCEPTION_STACKS - 1] = EXCEPTION_STACK_ORDER,
 241                                 [DEBUG_STACK - 1] = DEBUG_STACK_ORDER
 242                         };
 243
 244                         estacks = (char *)__get_free_pages(GFP_ATOMIC, order[v]);
 245                         if (!estacks)
 246                                 panic("Cannot allocate exception stack %ld %d\n",
 247                                       v, cpu);
 248                 }
 249                 switch (v + 1) {
 250 #if DEBUG_STKSZ > EXCEPTION_STKSZ
 251                 case DEBUG_STACK:
 252                         cpu_pda(cpu)->debugstack = (unsigned long)estacks;
 253                         estacks += DEBUG_STKSZ;
 254                         break;
 255 #endif
 256                 default:
 257                         estacks += EXCEPTION_STKSZ;
 258                         break;
 259                 }
 260                 t->ist[v] = (unsigned long)estacks;
 261         }
 262
 263         t->io_bitmap_base = offsetof(struct tss_struct, io_bitmap);
 264         /*
 265          * <= is required because the CPU will access up to
 266          * 8 bits beyond the end of the IO permission bitmap.
 267          */
 268         for (i = 0; i <= IO_BITMAP_LONGS; i++)
 269                 t->io_bitmap[i] = ~0UL;
 270
 271         atomic_inc(&init_mm.mm_count);
 272         me->active_mm = &init_mm;
 273         if (me->mm)
 274                 BUG();
 275         enter_lazy_tlb(&init_mm, me);
 276
 277         set_tss_desc(cpu, t);
 278         load_TR_desc();
 279         load_LDT(&init_mm.context);
 280
 281         /*
 282          * Clear all 6 debug registers:
 283          */
 284
 285         set_debugreg(0UL, 0);
 286         set_debugreg(0UL, 1);
 287         set_debugreg(0UL, 2);
 288         set_debugreg(0UL, 3);
 289         set_debugreg(0UL, 6);
 290         set_debugreg(0UL, 7);
 291
 292         fpu_init();
 293 }