2 * drivers/mtd/nand/pxa3xx_nand.c
4 * Copyright © 2005 Intel Corporation
5 * Copyright © 2006 Marvell International Ltd.
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/module.h>
13 #include <linux/interrupt.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/delay.h>
17 #include <linux/clk.h>
18 #include <linux/mtd/mtd.h>
19 #include <linux/mtd/nand.h>
20 #include <linux/mtd/partitions.h>
22 #include <linux/irq.h>
25 #include <mach/pxa-regs.h>
26 #include <mach/pxa3xx_nand.h>
28 #define CHIP_DELAY_TIMEOUT (2 * HZ/10)
30 /* registers and bit definitions */
31 #define NDCR (0x00) /* Control register */
32 #define NDTR0CS0 (0x04) /* Timing Parameter 0 for CS0 */
33 #define NDTR1CS0 (0x0C) /* Timing Parameter 1 for CS0 */
34 #define NDSR (0x14) /* Status Register */
35 #define NDPCR (0x18) /* Page Count Register */
36 #define NDBDR0 (0x1C) /* Bad Block Register 0 */
37 #define NDBDR1 (0x20) /* Bad Block Register 1 */
38 #define NDDB (0x40) /* Data Buffer */
39 #define NDCB0 (0x48) /* Command Buffer0 */
40 #define NDCB1 (0x4C) /* Command Buffer1 */
41 #define NDCB2 (0x50) /* Command Buffer2 */
43 #define NDCR_SPARE_EN (0x1 << 31)
44 #define NDCR_ECC_EN (0x1 << 30)
45 #define NDCR_DMA_EN (0x1 << 29)
46 #define NDCR_ND_RUN (0x1 << 28)
47 #define NDCR_DWIDTH_C (0x1 << 27)
48 #define NDCR_DWIDTH_M (0x1 << 26)
49 #define NDCR_PAGE_SZ (0x1 << 24)
50 #define NDCR_NCSX (0x1 << 23)
51 #define NDCR_ND_MODE (0x3 << 21)
52 #define NDCR_NAND_MODE (0x0)
53 #define NDCR_CLR_PG_CNT (0x1 << 20)
54 #define NDCR_CLR_ECC (0x1 << 19)
55 #define NDCR_RD_ID_CNT_MASK (0x7 << 16)
56 #define NDCR_RD_ID_CNT(x) (((x) << 16) & NDCR_RD_ID_CNT_MASK)
58 #define NDCR_RA_START (0x1 << 15)
59 #define NDCR_PG_PER_BLK (0x1 << 14)
60 #define NDCR_ND_ARB_EN (0x1 << 12)
62 #define NDSR_MASK (0xfff)
63 #define NDSR_RDY (0x1 << 11)
64 #define NDSR_CS0_PAGED (0x1 << 10)
65 #define NDSR_CS1_PAGED (0x1 << 9)
66 #define NDSR_CS0_CMDD (0x1 << 8)
67 #define NDSR_CS1_CMDD (0x1 << 7)
68 #define NDSR_CS0_BBD (0x1 << 6)
69 #define NDSR_CS1_BBD (0x1 << 5)
70 #define NDSR_DBERR (0x1 << 4)
71 #define NDSR_SBERR (0x1 << 3)
72 #define NDSR_WRDREQ (0x1 << 2)
73 #define NDSR_RDDREQ (0x1 << 1)
74 #define NDSR_WRCMDREQ (0x1)
76 #define NDCB0_AUTO_RS (0x1 << 25)
77 #define NDCB0_CSEL (0x1 << 24)
78 #define NDCB0_CMD_TYPE_MASK (0x7 << 21)
79 #define NDCB0_CMD_TYPE(x) (((x) << 21) & NDCB0_CMD_TYPE_MASK)
80 #define NDCB0_NC (0x1 << 20)
81 #define NDCB0_DBC (0x1 << 19)
82 #define NDCB0_ADDR_CYC_MASK (0x7 << 16)
83 #define NDCB0_ADDR_CYC(x) (((x) << 16) & NDCB0_ADDR_CYC_MASK)
84 #define NDCB0_CMD2_MASK (0xff << 8)
85 #define NDCB0_CMD1_MASK (0xff)
86 #define NDCB0_ADDR_CYC_SHIFT (16)
88 /* dma-able I/O address for the NAND data and commands */
89 #define NDCB0_DMA_ADDR (0x43100048)
90 #define NDDB_DMA_ADDR (0x43100040)
92 /* macros for registers read/write */
93 #define nand_writel(info, off, val) \
94 __raw_writel((val), (info)->mmio_base + (off))
96 #define nand_readl(info, off) \
97 __raw_readl((info)->mmio_base + (off))
99 /* error code and state */
118 struct pxa3xx_nand_info
{
119 struct nand_chip nand_chip
;
121 struct platform_device
*pdev
;
122 struct pxa3xx_nand_flash
*flash_info
;
125 void __iomem
*mmio_base
;
127 unsigned int buf_start
;
128 unsigned int buf_count
;
130 /* DMA information */
134 unsigned char *data_buff
;
135 dma_addr_t data_buff_phys
;
136 size_t data_buff_size
;
138 struct pxa_dma_desc
*data_desc
;
139 dma_addr_t data_desc_addr
;
143 /* saved column/page_addr during CMD_SEQIN */
147 /* relate to the command */
150 int use_ecc
; /* use HW ECC ? */
151 int use_dma
; /* use DMA ? */
153 size_t data_size
; /* data size in FIFO */
155 struct completion cmd_complete
;
157 /* generated NDCBx register values */
163 static int use_dma
= 1;
164 module_param(use_dma
, bool, 0444);
165 MODULE_PARM_DESC(use_dma
, "enable DMA for data transfering to/from NAND HW");
167 static struct pxa3xx_nand_cmdset smallpage_cmdset
= {
171 .read_status
= 0x0070,
177 .lock_status
= 0x007A,
180 static struct pxa3xx_nand_cmdset largepage_cmdset
= {
184 .read_status
= 0x0070,
190 .lock_status
= 0x007A,
193 static struct pxa3xx_nand_timing samsung512MbX16_timing
= {
205 static struct pxa3xx_nand_flash samsung512MbX16
= {
206 .timing
= &samsung512MbX16_timing
,
207 .cmdset
= &smallpage_cmdset
,
208 .page_per_block
= 32,
216 static struct pxa3xx_nand_timing micron_timing
= {
228 static struct pxa3xx_nand_flash micron1GbX8
= {
229 .timing
= µn_timing
,
230 .cmdset
= &largepage_cmdset
,
231 .page_per_block
= 64,
239 static struct pxa3xx_nand_flash micron1GbX16
= {
240 .timing
= µn_timing
,
241 .cmdset
= &largepage_cmdset
,
242 .page_per_block
= 64,
250 static struct pxa3xx_nand_timing stm2GbX16_timing
= {
262 static struct pxa3xx_nand_flash stm2GbX16
= {
263 .timing
= &stm2GbX16_timing
,
264 .page_per_block
= 64,
272 static struct pxa3xx_nand_flash
*builtin_flash_types
[] = {
279 #define NDTR0_tCH(c) (min((c), 7) << 19)
280 #define NDTR0_tCS(c) (min((c), 7) << 16)
281 #define NDTR0_tWH(c) (min((c), 7) << 11)
282 #define NDTR0_tWP(c) (min((c), 7) << 8)
283 #define NDTR0_tRH(c) (min((c), 7) << 3)
284 #define NDTR0_tRP(c) (min((c), 7) << 0)
286 #define NDTR1_tR(c) (min((c), 65535) << 16)
287 #define NDTR1_tWHR(c) (min((c), 15) << 4)
288 #define NDTR1_tAR(c) (min((c), 15) << 0)
290 /* convert nano-seconds to nand flash controller clock cycles */
291 #define ns2cycle(ns, clk) (int)(((ns) * (clk / 1000000) / 1000) + 1)
293 static void pxa3xx_nand_set_timing(struct pxa3xx_nand_info
*info
,
294 struct pxa3xx_nand_timing
*t
)
296 unsigned long nand_clk
= clk_get_rate(info
->clk
);
297 uint32_t ndtr0
, ndtr1
;
299 ndtr0
= NDTR0_tCH(ns2cycle(t
->tCH
, nand_clk
)) |
300 NDTR0_tCS(ns2cycle(t
->tCS
, nand_clk
)) |
301 NDTR0_tWH(ns2cycle(t
->tWH
, nand_clk
)) |
302 NDTR0_tWP(ns2cycle(t
->tWP
, nand_clk
)) |
303 NDTR0_tRH(ns2cycle(t
->tRH
, nand_clk
)) |
304 NDTR0_tRP(ns2cycle(t
->tRP
, nand_clk
));
306 ndtr1
= NDTR1_tR(ns2cycle(t
->tR
, nand_clk
)) |
307 NDTR1_tWHR(ns2cycle(t
->tWHR
, nand_clk
)) |
308 NDTR1_tAR(ns2cycle(t
->tAR
, nand_clk
));
310 nand_writel(info
, NDTR0CS0
, ndtr0
);
311 nand_writel(info
, NDTR1CS0
, ndtr1
);
314 #define WAIT_EVENT_TIMEOUT 10
316 static int wait_for_event(struct pxa3xx_nand_info
*info
, uint32_t event
)
318 int timeout
= WAIT_EVENT_TIMEOUT
;
322 ndsr
= nand_readl(info
, NDSR
) & NDSR_MASK
;
324 nand_writel(info
, NDSR
, ndsr
);
333 static int prepare_read_prog_cmd(struct pxa3xx_nand_info
*info
,
334 uint16_t cmd
, int column
, int page_addr
)
336 struct pxa3xx_nand_flash
*f
= info
->flash_info
;
337 struct pxa3xx_nand_cmdset
*cmdset
= f
->cmdset
;
339 /* calculate data size */
340 switch (f
->page_size
) {
342 info
->data_size
= (info
->use_ecc
) ? 2088 : 2112;
345 info
->data_size
= (info
->use_ecc
) ? 520 : 528;
351 /* generate values for NDCBx registers */
352 info
->ndcb0
= cmd
| ((cmd
& 0xff00) ? NDCB0_DBC
: 0);
355 info
->ndcb0
|= NDCB0_ADDR_CYC(f
->row_addr_cycles
+ f
->col_addr_cycles
);
357 if (f
->col_addr_cycles
== 2) {
358 /* large block, 2 cycles for column address
359 * row address starts from 3rd cycle
361 info
->ndcb1
|= (page_addr
<< 16) | (column
& 0xffff);
362 if (f
->row_addr_cycles
== 3)
363 info
->ndcb2
= (page_addr
>> 16) & 0xff;
365 /* small block, 1 cycles for column address
366 * row address starts from 2nd cycle
368 info
->ndcb1
= (page_addr
<< 8) | (column
& 0xff);
370 if (cmd
== cmdset
->program
)
371 info
->ndcb0
|= NDCB0_CMD_TYPE(1) | NDCB0_AUTO_RS
;
376 static int prepare_erase_cmd(struct pxa3xx_nand_info
*info
,
377 uint16_t cmd
, int page_addr
)
379 info
->ndcb0
= cmd
| ((cmd
& 0xff00) ? NDCB0_DBC
: 0);
380 info
->ndcb0
|= NDCB0_CMD_TYPE(2) | NDCB0_AUTO_RS
| NDCB0_ADDR_CYC(3);
381 info
->ndcb1
= page_addr
;
386 static int prepare_other_cmd(struct pxa3xx_nand_info
*info
, uint16_t cmd
)
388 struct pxa3xx_nand_cmdset
*cmdset
= info
->flash_info
->cmdset
;
390 info
->ndcb0
= cmd
| ((cmd
& 0xff00) ? NDCB0_DBC
: 0);
394 if (cmd
== cmdset
->read_id
) {
395 info
->ndcb0
|= NDCB0_CMD_TYPE(3);
397 } else if (cmd
== cmdset
->read_status
) {
398 info
->ndcb0
|= NDCB0_CMD_TYPE(4);
400 } else if (cmd
== cmdset
->reset
|| cmd
== cmdset
->lock
||
401 cmd
== cmdset
->unlock
) {
402 info
->ndcb0
|= NDCB0_CMD_TYPE(5);
409 static void enable_int(struct pxa3xx_nand_info
*info
, uint32_t int_mask
)
413 ndcr
= nand_readl(info
, NDCR
);
414 nand_writel(info
, NDCR
, ndcr
& ~int_mask
);
417 static void disable_int(struct pxa3xx_nand_info
*info
, uint32_t int_mask
)
421 ndcr
= nand_readl(info
, NDCR
);
422 nand_writel(info
, NDCR
, ndcr
| int_mask
);
425 /* NOTE: it is a must to set ND_RUN firstly, then write command buffer
426 * otherwise, it does not work
428 static int write_cmd(struct pxa3xx_nand_info
*info
)
432 /* clear status bits and run */
433 nand_writel(info
, NDSR
, NDSR_MASK
);
435 ndcr
= info
->reg_ndcr
;
437 ndcr
|= info
->use_ecc
? NDCR_ECC_EN
: 0;
438 ndcr
|= info
->use_dma
? NDCR_DMA_EN
: 0;
441 nand_writel(info
, NDCR
, ndcr
);
443 if (wait_for_event(info
, NDSR_WRCMDREQ
)) {
444 printk(KERN_ERR
"timed out writing command\n");
448 nand_writel(info
, NDCB0
, info
->ndcb0
);
449 nand_writel(info
, NDCB0
, info
->ndcb1
);
450 nand_writel(info
, NDCB0
, info
->ndcb2
);
454 static int handle_data_pio(struct pxa3xx_nand_info
*info
)
456 int ret
, timeout
= CHIP_DELAY_TIMEOUT
;
458 switch (info
->state
) {
459 case STATE_PIO_WRITING
:
460 __raw_writesl(info
->mmio_base
+ NDDB
, info
->data_buff
,
461 info
->data_size
<< 2);
463 enable_int(info
, NDSR_CS0_BBD
| NDSR_CS0_CMDD
);
465 ret
= wait_for_completion_timeout(&info
->cmd_complete
, timeout
);
467 printk(KERN_ERR
"program command time out\n");
471 case STATE_PIO_READING
:
472 __raw_readsl(info
->mmio_base
+ NDDB
, info
->data_buff
,
473 info
->data_size
<< 2);
476 printk(KERN_ERR
"%s: invalid state %d\n", __func__
,
481 info
->state
= STATE_READY
;
485 static void start_data_dma(struct pxa3xx_nand_info
*info
, int dir_out
)
487 struct pxa_dma_desc
*desc
= info
->data_desc
;
488 int dma_len
= ALIGN(info
->data_size
, 32);
490 desc
->ddadr
= DDADR_STOP
;
491 desc
->dcmd
= DCMD_ENDIRQEN
| DCMD_WIDTH4
| DCMD_BURST32
| dma_len
;
494 desc
->dsadr
= info
->data_buff_phys
;
495 desc
->dtadr
= NDDB_DMA_ADDR
;
496 desc
->dcmd
|= DCMD_INCSRCADDR
| DCMD_FLOWTRG
;
498 desc
->dtadr
= info
->data_buff_phys
;
499 desc
->dsadr
= NDDB_DMA_ADDR
;
500 desc
->dcmd
|= DCMD_INCTRGADDR
| DCMD_FLOWSRC
;
503 DRCMR(info
->drcmr_dat
) = DRCMR_MAPVLD
| info
->data_dma_ch
;
504 DDADR(info
->data_dma_ch
) = info
->data_desc_addr
;
505 DCSR(info
->data_dma_ch
) |= DCSR_RUN
;
508 static void pxa3xx_nand_data_dma_irq(int channel
, void *data
)
510 struct pxa3xx_nand_info
*info
= data
;
513 dcsr
= DCSR(channel
);
514 DCSR(channel
) = dcsr
;
516 if (dcsr
& DCSR_BUSERR
) {
517 info
->retcode
= ERR_DMABUSERR
;
518 complete(&info
->cmd_complete
);
521 if (info
->state
== STATE_DMA_WRITING
) {
522 info
->state
= STATE_DMA_DONE
;
523 enable_int(info
, NDSR_CS0_BBD
| NDSR_CS0_CMDD
);
525 info
->state
= STATE_READY
;
526 complete(&info
->cmd_complete
);
530 static irqreturn_t
pxa3xx_nand_irq(int irq
, void *devid
)
532 struct pxa3xx_nand_info
*info
= devid
;
535 status
= nand_readl(info
, NDSR
);
537 if (status
& (NDSR_RDDREQ
| NDSR_DBERR
)) {
538 if (status
& NDSR_DBERR
)
539 info
->retcode
= ERR_DBERR
;
541 disable_int(info
, NDSR_RDDREQ
| NDSR_DBERR
);
544 info
->state
= STATE_DMA_READING
;
545 start_data_dma(info
, 0);
547 info
->state
= STATE_PIO_READING
;
548 complete(&info
->cmd_complete
);
550 } else if (status
& NDSR_WRDREQ
) {
551 disable_int(info
, NDSR_WRDREQ
);
553 info
->state
= STATE_DMA_WRITING
;
554 start_data_dma(info
, 1);
556 info
->state
= STATE_PIO_WRITING
;
557 complete(&info
->cmd_complete
);
559 } else if (status
& (NDSR_CS0_BBD
| NDSR_CS0_CMDD
)) {
560 if (status
& NDSR_CS0_BBD
)
561 info
->retcode
= ERR_BBERR
;
563 disable_int(info
, NDSR_CS0_BBD
| NDSR_CS0_CMDD
);
564 info
->state
= STATE_READY
;
565 complete(&info
->cmd_complete
);
567 nand_writel(info
, NDSR
, status
);
571 static int pxa3xx_nand_do_cmd(struct pxa3xx_nand_info
*info
, uint32_t event
)
574 int ret
, timeout
= CHIP_DELAY_TIMEOUT
;
576 if (write_cmd(info
)) {
577 info
->retcode
= ERR_SENDCMD
;
581 info
->state
= STATE_CMD_HANDLE
;
583 enable_int(info
, event
);
585 ret
= wait_for_completion_timeout(&info
->cmd_complete
, timeout
);
587 printk(KERN_ERR
"command execution timed out\n");
588 info
->retcode
= ERR_SENDCMD
;
592 if (info
->use_dma
== 0 && info
->data_size
> 0)
593 if (handle_data_pio(info
))
599 ndcr
= nand_readl(info
, NDCR
);
600 nand_writel(info
, NDCR
, ndcr
& ~NDCR_ND_RUN
);
605 static int pxa3xx_nand_dev_ready(struct mtd_info
*mtd
)
607 struct pxa3xx_nand_info
*info
= mtd
->priv
;
608 return (nand_readl(info
, NDSR
) & NDSR_RDY
) ? 1 : 0;
611 static inline int is_buf_blank(uint8_t *buf
, size_t len
)
613 for (; len
> 0; len
--)
619 static void pxa3xx_nand_cmdfunc(struct mtd_info
*mtd
, unsigned command
,
620 int column
, int page_addr
)
622 struct pxa3xx_nand_info
*info
= mtd
->priv
;
623 struct pxa3xx_nand_flash
*flash_info
= info
->flash_info
;
624 struct pxa3xx_nand_cmdset
*cmdset
= flash_info
->cmdset
;
627 info
->use_dma
= (use_dma
) ? 1 : 0;
630 info
->state
= STATE_READY
;
632 init_completion(&info
->cmd_complete
);
635 case NAND_CMD_READOOB
:
636 /* disable HW ECC to get all the OOB data */
637 info
->buf_count
= mtd
->writesize
+ mtd
->oobsize
;
638 info
->buf_start
= mtd
->writesize
+ column
;
640 if (prepare_read_prog_cmd(info
, cmdset
->read1
, column
, page_addr
))
643 pxa3xx_nand_do_cmd(info
, NDSR_RDDREQ
| NDSR_DBERR
);
645 /* We only are OOB, so if the data has error, does not matter */
646 if (info
->retcode
== ERR_DBERR
)
647 info
->retcode
= ERR_NONE
;
652 info
->retcode
= ERR_NONE
;
653 info
->buf_start
= column
;
654 info
->buf_count
= mtd
->writesize
+ mtd
->oobsize
;
655 memset(info
->data_buff
, 0xFF, info
->buf_count
);
657 if (prepare_read_prog_cmd(info
, cmdset
->read1
, column
, page_addr
))
660 pxa3xx_nand_do_cmd(info
, NDSR_RDDREQ
| NDSR_DBERR
);
662 if (info
->retcode
== ERR_DBERR
) {
663 /* for blank page (all 0xff), HW will calculate its ECC as
664 * 0, which is different from the ECC information within
665 * OOB, ignore such double bit errors
667 if (is_buf_blank(info
->data_buff
, mtd
->writesize
))
668 info
->retcode
= ERR_NONE
;
672 info
->buf_start
= column
;
673 info
->buf_count
= mtd
->writesize
+ mtd
->oobsize
;
674 memset(info
->data_buff
, 0xff, info
->buf_count
);
676 /* save column/page_addr for next CMD_PAGEPROG */
677 info
->seqin_column
= column
;
678 info
->seqin_page_addr
= page_addr
;
680 case NAND_CMD_PAGEPROG
:
681 info
->use_ecc
= (info
->seqin_column
>= mtd
->writesize
) ? 0 : 1;
683 if (prepare_read_prog_cmd(info
, cmdset
->program
,
684 info
->seqin_column
, info
->seqin_page_addr
))
687 pxa3xx_nand_do_cmd(info
, NDSR_WRDREQ
);
689 case NAND_CMD_ERASE1
:
690 if (prepare_erase_cmd(info
, cmdset
->erase
, page_addr
))
693 pxa3xx_nand_do_cmd(info
, NDSR_CS0_BBD
| NDSR_CS0_CMDD
);
695 case NAND_CMD_ERASE2
:
697 case NAND_CMD_READID
:
698 case NAND_CMD_STATUS
:
699 info
->use_dma
= 0; /* force PIO read */
701 info
->buf_count
= (command
== NAND_CMD_READID
) ?
702 flash_info
->read_id_bytes
: 1;
704 if (prepare_other_cmd(info
, (command
== NAND_CMD_READID
) ?
705 cmdset
->read_id
: cmdset
->read_status
))
708 pxa3xx_nand_do_cmd(info
, NDSR_RDDREQ
);
711 if (prepare_other_cmd(info
, cmdset
->reset
))
714 ret
= pxa3xx_nand_do_cmd(info
, NDSR_CS0_CMDD
);
720 if (nand_readl(info
, NDSR
) & NDSR_RDY
)
725 ndcr
= nand_readl(info
, NDCR
);
726 nand_writel(info
, NDCR
, ndcr
& ~NDCR_ND_RUN
);
730 printk(KERN_ERR
"non-supported command.\n");
734 if (info
->retcode
== ERR_DBERR
) {
735 printk(KERN_ERR
"double bit error @ page %08x\n", page_addr
);
736 info
->retcode
= ERR_NONE
;
740 static uint8_t pxa3xx_nand_read_byte(struct mtd_info
*mtd
)
742 struct pxa3xx_nand_info
*info
= mtd
->priv
;
745 if (info
->buf_start
< info
->buf_count
)
746 /* Has just send a new command? */
747 retval
= info
->data_buff
[info
->buf_start
++];
752 static u16
pxa3xx_nand_read_word(struct mtd_info
*mtd
)
754 struct pxa3xx_nand_info
*info
= mtd
->priv
;
757 if (!(info
->buf_start
& 0x01) && info
->buf_start
< info
->buf_count
) {
758 retval
= *((u16
*)(info
->data_buff
+info
->buf_start
));
759 info
->buf_start
+= 2;
764 static void pxa3xx_nand_read_buf(struct mtd_info
*mtd
, uint8_t *buf
, int len
)
766 struct pxa3xx_nand_info
*info
= mtd
->priv
;
767 int real_len
= min_t(size_t, len
, info
->buf_count
- info
->buf_start
);
769 memcpy(buf
, info
->data_buff
+ info
->buf_start
, real_len
);
770 info
->buf_start
+= real_len
;
773 static void pxa3xx_nand_write_buf(struct mtd_info
*mtd
,
774 const uint8_t *buf
, int len
)
776 struct pxa3xx_nand_info
*info
= mtd
->priv
;
777 int real_len
= min_t(size_t, len
, info
->buf_count
- info
->buf_start
);
779 memcpy(info
->data_buff
+ info
->buf_start
, buf
, real_len
);
780 info
->buf_start
+= real_len
;
783 static int pxa3xx_nand_verify_buf(struct mtd_info
*mtd
,
784 const uint8_t *buf
, int len
)
789 static void pxa3xx_nand_select_chip(struct mtd_info
*mtd
, int chip
)
794 static int pxa3xx_nand_waitfunc(struct mtd_info
*mtd
, struct nand_chip
*this)
796 struct pxa3xx_nand_info
*info
= mtd
->priv
;
798 /* pxa3xx_nand_send_command has waited for command complete */
799 if (this->state
== FL_WRITING
|| this->state
== FL_ERASING
) {
800 if (info
->retcode
== ERR_NONE
)
804 * any error make it return 0x01 which will tell
805 * the caller the erase and write fail
814 static void pxa3xx_nand_ecc_hwctl(struct mtd_info
*mtd
, int mode
)
819 static int pxa3xx_nand_ecc_calculate(struct mtd_info
*mtd
,
820 const uint8_t *dat
, uint8_t *ecc_code
)
825 static int pxa3xx_nand_ecc_correct(struct mtd_info
*mtd
,
826 uint8_t *dat
, uint8_t *read_ecc
, uint8_t *calc_ecc
)
828 struct pxa3xx_nand_info
*info
= mtd
->priv
;
830 * Any error include ERR_SEND_CMD, ERR_DBERR, ERR_BUSERR, we
831 * consider it as a ecc error which will tell the caller the
832 * read fail We have distinguish all the errors, but the
833 * nand_read_ecc only check this function return value
835 if (info
->retcode
!= ERR_NONE
)
841 static int __readid(struct pxa3xx_nand_info
*info
, uint32_t *id
)
843 struct pxa3xx_nand_flash
*f
= info
->flash_info
;
844 struct pxa3xx_nand_cmdset
*cmdset
= f
->cmdset
;
848 if (prepare_other_cmd(info
, cmdset
->read_id
)) {
849 printk(KERN_ERR
"failed to prepare command\n");
857 /* Wait for CMDDM(command done successfully) */
858 if (wait_for_event(info
, NDSR_RDDREQ
))
861 __raw_readsl(info
->mmio_base
+ NDDB
, id_buff
, 2);
862 *id
= id_buff
[0] | (id_buff
[1] << 8);
866 ndcr
= nand_readl(info
, NDCR
);
867 nand_writel(info
, NDCR
, ndcr
& ~NDCR_ND_RUN
);
872 static int pxa3xx_nand_config_flash(struct pxa3xx_nand_info
*info
,
873 struct pxa3xx_nand_flash
*f
)
875 struct platform_device
*pdev
= info
->pdev
;
876 struct pxa3xx_nand_platform_data
*pdata
= pdev
->dev
.platform_data
;
877 uint32_t ndcr
= 0x00000FFF; /* disable all interrupts */
879 if (f
->page_size
!= 2048 && f
->page_size
!= 512)
882 if (f
->flash_width
!= 16 && f
->flash_width
!= 8)
885 /* calculate flash information */
886 f
->oob_size
= (f
->page_size
== 2048) ? 64 : 16;
887 f
->read_id_bytes
= (f
->page_size
== 2048) ? 4 : 2;
889 /* calculate addressing information */
890 f
->col_addr_cycles
= (f
->page_size
== 2048) ? 2 : 1;
892 if (f
->num_blocks
* f
->page_per_block
> 65536)
893 f
->row_addr_cycles
= 3;
895 f
->row_addr_cycles
= 2;
897 ndcr
|= (pdata
->enable_arbiter
) ? NDCR_ND_ARB_EN
: 0;
898 ndcr
|= (f
->col_addr_cycles
== 2) ? NDCR_RA_START
: 0;
899 ndcr
|= (f
->page_per_block
== 64) ? NDCR_PG_PER_BLK
: 0;
900 ndcr
|= (f
->page_size
== 2048) ? NDCR_PAGE_SZ
: 0;
901 ndcr
|= (f
->flash_width
== 16) ? NDCR_DWIDTH_M
: 0;
902 ndcr
|= (f
->dfc_width
== 16) ? NDCR_DWIDTH_C
: 0;
904 ndcr
|= NDCR_RD_ID_CNT(f
->read_id_bytes
);
905 ndcr
|= NDCR_SPARE_EN
; /* enable spare by default */
907 info
->reg_ndcr
= ndcr
;
909 pxa3xx_nand_set_timing(info
, f
->timing
);
910 info
->flash_info
= f
;
914 static int pxa3xx_nand_detect_flash(struct pxa3xx_nand_info
*info
,
915 const struct pxa3xx_nand_platform_data
*pdata
)
917 struct pxa3xx_nand_flash
*f
;
921 for (i
= 0; i
<pdata
->num_flash
; ++i
) {
922 f
= pdata
->flash
+ i
;
924 if (pxa3xx_nand_config_flash(info
, f
))
927 if (__readid(info
, &id
))
930 if (id
== f
->chip_id
)
934 for (i
= 0; i
< ARRAY_SIZE(builtin_flash_types
); i
++) {
936 f
= builtin_flash_types
[i
];
938 if (pxa3xx_nand_config_flash(info
, f
))
941 if (__readid(info
, &id
))
944 if (id
== f
->chip_id
)
951 /* the maximum possible buffer size for large page with OOB data
952 * is: 2048 + 64 = 2112 bytes, allocate a page here for both the
953 * data buffer and the DMA descriptor
955 #define MAX_BUFF_SIZE PAGE_SIZE
957 static int pxa3xx_nand_init_buff(struct pxa3xx_nand_info
*info
)
959 struct platform_device
*pdev
= info
->pdev
;
960 int data_desc_offset
= MAX_BUFF_SIZE
- sizeof(struct pxa_dma_desc
);
963 info
->data_buff
= kmalloc(MAX_BUFF_SIZE
, GFP_KERNEL
);
964 if (info
->data_buff
== NULL
)
969 info
->data_buff
= dma_alloc_coherent(&pdev
->dev
, MAX_BUFF_SIZE
,
970 &info
->data_buff_phys
, GFP_KERNEL
);
971 if (info
->data_buff
== NULL
) {
972 dev_err(&pdev
->dev
, "failed to allocate dma buffer\n");
976 info
->data_buff_size
= MAX_BUFF_SIZE
;
977 info
->data_desc
= (void *)info
->data_buff
+ data_desc_offset
;
978 info
->data_desc_addr
= info
->data_buff_phys
+ data_desc_offset
;
980 info
->data_dma_ch
= pxa_request_dma("nand-data", DMA_PRIO_LOW
,
981 pxa3xx_nand_data_dma_irq
, info
);
982 if (info
->data_dma_ch
< 0) {
983 dev_err(&pdev
->dev
, "failed to request data dma\n");
984 dma_free_coherent(&pdev
->dev
, info
->data_buff_size
,
985 info
->data_buff
, info
->data_buff_phys
);
986 return info
->data_dma_ch
;
992 static struct nand_ecclayout hw_smallpage_ecclayout
= {
994 .eccpos
= {8, 9, 10, 11, 12, 13 },
995 .oobfree
= { {2, 6} }
998 static struct nand_ecclayout hw_largepage_ecclayout
= {
1001 40, 41, 42, 43, 44, 45, 46, 47,
1002 48, 49, 50, 51, 52, 53, 54, 55,
1003 56, 57, 58, 59, 60, 61, 62, 63},
1004 .oobfree
= { {2, 38} }
1007 static void pxa3xx_nand_init_mtd(struct mtd_info
*mtd
,
1008 struct pxa3xx_nand_info
*info
)
1010 struct pxa3xx_nand_flash
*f
= info
->flash_info
;
1011 struct nand_chip
*this = &info
->nand_chip
;
1013 this->options
= (f
->flash_width
== 16) ? NAND_BUSWIDTH_16
: 0;
1015 this->waitfunc
= pxa3xx_nand_waitfunc
;
1016 this->select_chip
= pxa3xx_nand_select_chip
;
1017 this->dev_ready
= pxa3xx_nand_dev_ready
;
1018 this->cmdfunc
= pxa3xx_nand_cmdfunc
;
1019 this->read_word
= pxa3xx_nand_read_word
;
1020 this->read_byte
= pxa3xx_nand_read_byte
;
1021 this->read_buf
= pxa3xx_nand_read_buf
;
1022 this->write_buf
= pxa3xx_nand_write_buf
;
1023 this->verify_buf
= pxa3xx_nand_verify_buf
;
1025 this->ecc
.mode
= NAND_ECC_HW
;
1026 this->ecc
.hwctl
= pxa3xx_nand_ecc_hwctl
;
1027 this->ecc
.calculate
= pxa3xx_nand_ecc_calculate
;
1028 this->ecc
.correct
= pxa3xx_nand_ecc_correct
;
1029 this->ecc
.size
= f
->page_size
;
1031 if (f
->page_size
== 2048)
1032 this->ecc
.layout
= &hw_largepage_ecclayout
;
1034 this->ecc
.layout
= &hw_smallpage_ecclayout
;
1036 this->chip_delay
= 25;
1039 static int pxa3xx_nand_probe(struct platform_device
*pdev
)
1041 struct pxa3xx_nand_platform_data
*pdata
;
1042 struct pxa3xx_nand_info
*info
;
1043 struct nand_chip
*this;
1044 struct mtd_info
*mtd
;
1048 pdata
= pdev
->dev
.platform_data
;
1051 dev_err(&pdev
->dev
, "no platform data defined\n");
1055 mtd
= kzalloc(sizeof(struct mtd_info
) + sizeof(struct pxa3xx_nand_info
),
1058 dev_err(&pdev
->dev
, "failed to allocate memory\n");
1062 info
= (struct pxa3xx_nand_info
*)(&mtd
[1]);
1065 this = &info
->nand_chip
;
1068 info
->clk
= clk_get(&pdev
->dev
, "NANDCLK");
1069 if (IS_ERR(info
->clk
)) {
1070 dev_err(&pdev
->dev
, "failed to get nand clock\n");
1071 ret
= PTR_ERR(info
->clk
);
1074 clk_enable(info
->clk
);
1076 r
= platform_get_resource(pdev
, IORESOURCE_DMA
, 0);
1078 dev_err(&pdev
->dev
, "no resource defined for data DMA\n");
1082 info
->drcmr_dat
= r
->start
;
1084 r
= platform_get_resource(pdev
, IORESOURCE_DMA
, 1);
1086 dev_err(&pdev
->dev
, "no resource defined for command DMA\n");
1090 info
->drcmr_cmd
= r
->start
;
1092 irq
= platform_get_irq(pdev
, 0);
1094 dev_err(&pdev
->dev
, "no IRQ resource defined\n");
1099 r
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
1101 dev_err(&pdev
->dev
, "no IO memory resource defined\n");
1106 r
= request_mem_region(r
->start
, r
->end
- r
->start
+ 1, pdev
->name
);
1108 dev_err(&pdev
->dev
, "failed to request memory resource\n");
1113 info
->mmio_base
= ioremap(r
->start
, r
->end
- r
->start
+ 1);
1114 if (info
->mmio_base
== NULL
) {
1115 dev_err(&pdev
->dev
, "ioremap() failed\n");
1120 ret
= pxa3xx_nand_init_buff(info
);
1124 ret
= request_irq(IRQ_NAND
, pxa3xx_nand_irq
, IRQF_DISABLED
,
1127 dev_err(&pdev
->dev
, "failed to request IRQ\n");
1131 ret
= pxa3xx_nand_detect_flash(info
, pdata
);
1133 dev_err(&pdev
->dev
, "failed to detect flash\n");
1138 pxa3xx_nand_init_mtd(mtd
, info
);
1140 platform_set_drvdata(pdev
, mtd
);
1142 if (nand_scan(mtd
, 1)) {
1143 dev_err(&pdev
->dev
, "failed to scan nand\n");
1148 return add_mtd_partitions(mtd
, pdata
->parts
, pdata
->nr_parts
);
1151 free_irq(IRQ_NAND
, info
);
1154 pxa_free_dma(info
->data_dma_ch
);
1155 dma_free_coherent(&pdev
->dev
, info
->data_buff_size
,
1156 info
->data_buff
, info
->data_buff_phys
);
1158 kfree(info
->data_buff
);
1160 iounmap(info
->mmio_base
);
1162 release_mem_region(r
->start
, r
->end
- r
->start
+ 1);
1164 clk_disable(info
->clk
);
1171 static int pxa3xx_nand_remove(struct platform_device
*pdev
)
1173 struct mtd_info
*mtd
= platform_get_drvdata(pdev
);
1174 struct pxa3xx_nand_info
*info
= mtd
->priv
;
1176 platform_set_drvdata(pdev
, NULL
);
1178 del_mtd_device(mtd
);
1179 del_mtd_partitions(mtd
);
1180 free_irq(IRQ_NAND
, info
);
1182 pxa_free_dma(info
->data_dma_ch
);
1183 dma_free_writecombine(&pdev
->dev
, info
->data_buff_size
,
1184 info
->data_buff
, info
->data_buff_phys
);
1186 kfree(info
->data_buff
);
1192 static int pxa3xx_nand_suspend(struct platform_device
*pdev
, pm_message_t state
)
1194 struct mtd_info
*mtd
= (struct mtd_info
*)platform_get_drvdata(pdev
);
1195 struct pxa3xx_nand_info
*info
= mtd
->priv
;
1197 if (info
->state
!= STATE_READY
) {
1198 dev_err(&pdev
->dev
, "driver busy, state = %d\n", info
->state
);
1205 static int pxa3xx_nand_resume(struct platform_device
*pdev
)
1207 struct mtd_info
*mtd
= (struct mtd_info
*)platform_get_drvdata(pdev
);
1208 struct pxa3xx_nand_info
*info
= mtd
->priv
;
1210 clk_enable(info
->clk
);
1212 return pxa3xx_nand_config_flash(info
, info
->flash_info
);
1215 #define pxa3xx_nand_suspend NULL
1216 #define pxa3xx_nand_resume NULL
1219 static struct platform_driver pxa3xx_nand_driver
= {
1221 .name
= "pxa3xx-nand",
1223 .probe
= pxa3xx_nand_probe
,
1224 .remove
= pxa3xx_nand_remove
,
1225 .suspend
= pxa3xx_nand_suspend
,
1226 .resume
= pxa3xx_nand_resume
,
1229 static int __init
pxa3xx_nand_init(void)
1231 return platform_driver_register(&pxa3xx_nand_driver
);
1233 module_init(pxa3xx_nand_init
);
1235 static void __exit
pxa3xx_nand_exit(void)
1237 platform_driver_unregister(&pxa3xx_nand_driver
);
1239 module_exit(pxa3xx_nand_exit
);
1241 MODULE_LICENSE("GPL");
1242 MODULE_DESCRIPTION("PXA3xx NAND controller driver");