2 * Copyright (C) 2008 Maarten Maathuis.
5 * Permission is hereby granted, free of charge, to any person obtaining
6 * a copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sublicense, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
13 * The above copyright notice and this permission notice (including the
14 * next paragraph) shall be included in all copies or substantial
15 * portions of the Software.
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
21 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
22 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
29 #include "drm_crtc_helper.h"
31 #define NOUVEAU_DMA_DEBUG (nouveau_reg_debug & NOUVEAU_REG_DEBUG_EVO)
32 #include "nouveau_reg.h"
33 #include "nouveau_drv.h"
34 #include "nouveau_hw.h"
35 #include "nouveau_encoder.h"
36 #include "nouveau_crtc.h"
37 #include "nouveau_fb.h"
38 #include "nouveau_connector.h"
39 #include "nv50_display.h"
42 nv50_crtc_lut_load(struct drm_crtc
*crtc
)
44 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
45 void __iomem
*lut
= nvbo_kmap_obj_iovirtual(nv_crtc
->lut
.nvbo
);
48 NV_DEBUG(crtc
->dev
, "\n");
50 for (i
= 0; i
< 256; i
++) {
51 writew(nv_crtc
->lut
.r
[i
] >> 2, lut
+ 8*i
+ 0);
52 writew(nv_crtc
->lut
.g
[i
] >> 2, lut
+ 8*i
+ 2);
53 writew(nv_crtc
->lut
.b
[i
] >> 2, lut
+ 8*i
+ 4);
56 if (nv_crtc
->lut
.depth
== 30) {
57 writew(nv_crtc
->lut
.r
[i
- 1] >> 2, lut
+ 8*i
+ 0);
58 writew(nv_crtc
->lut
.g
[i
- 1] >> 2, lut
+ 8*i
+ 2);
59 writew(nv_crtc
->lut
.b
[i
- 1] >> 2, lut
+ 8*i
+ 4);
64 nv50_crtc_blank(struct nouveau_crtc
*nv_crtc
, bool blanked
)
66 struct drm_device
*dev
= nv_crtc
->base
.dev
;
67 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
68 struct nouveau_channel
*evo
= dev_priv
->evo
;
69 int index
= nv_crtc
->index
, ret
;
71 NV_DEBUG(dev
, "index %d\n", nv_crtc
->index
);
72 NV_DEBUG(dev
, "%s\n", blanked
? "blanked" : "unblanked");
75 nv_crtc
->cursor
.hide(nv_crtc
, false);
77 ret
= RING_SPACE(evo
, dev_priv
->chipset
!= 0x50 ? 7 : 5);
79 NV_ERROR(dev
, "no space while blanking crtc\n");
82 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(index
, CLUT_MODE
), 2);
83 OUT_RING(evo
, NV50_EVO_CRTC_CLUT_MODE_BLANK
);
85 if (dev_priv
->chipset
!= 0x50) {
86 BEGIN_RING(evo
, 0, NV84_EVO_CRTC(index
, CLUT_DMA
), 1);
87 OUT_RING(evo
, NV84_EVO_CRTC_CLUT_DMA_HANDLE_NONE
);
90 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(index
, FB_DMA
), 1);
91 OUT_RING(evo
, NV50_EVO_CRTC_FB_DMA_HANDLE_NONE
);
93 if (nv_crtc
->cursor
.visible
)
94 nv_crtc
->cursor
.show(nv_crtc
, false);
96 nv_crtc
->cursor
.hide(nv_crtc
, false);
98 ret
= RING_SPACE(evo
, dev_priv
->chipset
!= 0x50 ? 10 : 8);
100 NV_ERROR(dev
, "no space while unblanking crtc\n");
103 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(index
, CLUT_MODE
), 2);
104 OUT_RING(evo
, nv_crtc
->lut
.depth
== 8 ?
105 NV50_EVO_CRTC_CLUT_MODE_OFF
:
106 NV50_EVO_CRTC_CLUT_MODE_ON
);
107 OUT_RING(evo
, (nv_crtc
->lut
.nvbo
->bo
.mem
.mm_node
->start
<<
109 if (dev_priv
->chipset
!= 0x50) {
110 BEGIN_RING(evo
, 0, NV84_EVO_CRTC(index
, CLUT_DMA
), 1);
111 OUT_RING(evo
, NvEvoVRAM
);
114 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(index
, FB_OFFSET
), 2);
115 OUT_RING(evo
, nv_crtc
->fb
.offset
>> 8);
117 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(index
, FB_DMA
), 1);
118 if (dev_priv
->chipset
!= 0x50)
119 if (nv_crtc
->fb
.tile_flags
== 0x7a00)
120 OUT_RING(evo
, NvEvoFB32
);
122 if (nv_crtc
->fb
.tile_flags
== 0x7000)
123 OUT_RING(evo
, NvEvoFB16
);
125 OUT_RING(evo
, NvEvoVRAM
);
127 OUT_RING(evo
, NvEvoVRAM
);
130 nv_crtc
->fb
.blanked
= blanked
;
135 nv50_crtc_set_dither(struct nouveau_crtc
*nv_crtc
, bool on
, bool update
)
137 struct drm_device
*dev
= nv_crtc
->base
.dev
;
138 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
139 struct nouveau_channel
*evo
= dev_priv
->evo
;
144 ret
= RING_SPACE(evo
, 2 + (update
? 2 : 0));
146 NV_ERROR(dev
, "no space while setting dither\n");
150 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, DITHER_CTRL
), 1);
152 OUT_RING(evo
, NV50_EVO_CRTC_DITHER_CTRL_ON
);
154 OUT_RING(evo
, NV50_EVO_CRTC_DITHER_CTRL_OFF
);
157 BEGIN_RING(evo
, 0, NV50_EVO_UPDATE
, 1);
165 struct nouveau_connector
*
166 nouveau_crtc_connector_get(struct nouveau_crtc
*nv_crtc
)
168 struct drm_device
*dev
= nv_crtc
->base
.dev
;
169 struct drm_connector
*connector
;
170 struct drm_crtc
*crtc
= to_drm_crtc(nv_crtc
);
172 /* The safest approach is to find an encoder with the right crtc, that
173 * is also linked to a connector. */
174 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
175 if (connector
->encoder
)
176 if (connector
->encoder
->crtc
== crtc
)
177 return nouveau_connector(connector
);
184 nv50_crtc_set_scale(struct nouveau_crtc
*nv_crtc
, int scaling_mode
, bool update
)
186 struct nouveau_connector
*nv_connector
=
187 nouveau_crtc_connector_get(nv_crtc
);
188 struct drm_device
*dev
= nv_crtc
->base
.dev
;
189 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
190 struct nouveau_channel
*evo
= dev_priv
->evo
;
191 struct drm_display_mode
*native_mode
= NULL
;
192 struct drm_display_mode
*mode
= &nv_crtc
->base
.mode
;
193 uint32_t outX
, outY
, horiz
, vert
;
198 switch (scaling_mode
) {
199 case DRM_MODE_SCALE_NONE
:
202 if (!nv_connector
|| !nv_connector
->native_mode
) {
203 NV_ERROR(dev
, "No native mode, forcing panel scaling\n");
204 scaling_mode
= DRM_MODE_SCALE_NONE
;
206 native_mode
= nv_connector
->native_mode
;
211 switch (scaling_mode
) {
212 case DRM_MODE_SCALE_ASPECT
:
213 horiz
= (native_mode
->hdisplay
<< 19) / mode
->hdisplay
;
214 vert
= (native_mode
->vdisplay
<< 19) / mode
->vdisplay
;
217 outX
= (mode
->hdisplay
* horiz
) >> 19;
218 outY
= (mode
->vdisplay
* horiz
) >> 19;
220 outX
= (mode
->hdisplay
* vert
) >> 19;
221 outY
= (mode
->vdisplay
* vert
) >> 19;
224 case DRM_MODE_SCALE_FULLSCREEN
:
225 outX
= native_mode
->hdisplay
;
226 outY
= native_mode
->vdisplay
;
228 case DRM_MODE_SCALE_CENTER
:
229 case DRM_MODE_SCALE_NONE
:
231 outX
= mode
->hdisplay
;
232 outY
= mode
->vdisplay
;
236 ret
= RING_SPACE(evo
, update
? 7 : 5);
240 /* Got a better name for SCALER_ACTIVE? */
241 /* One day i've got to really figure out why this is needed. */
242 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, SCALE_CTRL
), 1);
243 if ((mode
->flags
& DRM_MODE_FLAG_DBLSCAN
) ||
244 (mode
->flags
& DRM_MODE_FLAG_INTERLACE
) ||
245 mode
->hdisplay
!= outX
|| mode
->vdisplay
!= outY
) {
246 OUT_RING(evo
, NV50_EVO_CRTC_SCALE_CTRL_ACTIVE
);
248 OUT_RING(evo
, NV50_EVO_CRTC_SCALE_CTRL_INACTIVE
);
251 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, SCALE_RES1
), 2);
252 OUT_RING(evo
, outY
<< 16 | outX
);
253 OUT_RING(evo
, outY
<< 16 | outX
);
256 BEGIN_RING(evo
, 0, NV50_EVO_UPDATE
, 1);
265 nv50_crtc_set_clock(struct drm_device
*dev
, int head
, int pclk
)
267 uint32_t pll_reg
= NV50_PDISPLAY_CRTC_CLK_CTRL1(head
);
268 struct nouveau_pll_vals pll
;
269 struct pll_lims limits
;
273 ret
= get_pll_limits(dev
, pll_reg
, &limits
);
277 ret
= nouveau_calc_pll_mnp(dev
, &limits
, pclk
, &pll
);
281 if (limits
.vco2
.maxfreq
) {
282 reg1
= nv_rd32(dev
, pll_reg
+ 4) & 0xff00ff00;
283 reg2
= nv_rd32(dev
, pll_reg
+ 8) & 0x8000ff00;
284 nv_wr32(dev
, pll_reg
, 0x10000611);
285 nv_wr32(dev
, pll_reg
+ 4, reg1
| (pll
.M1
<< 16) | pll
.N1
);
286 nv_wr32(dev
, pll_reg
+ 8,
287 reg2
| (pll
.log2P
<< 28) | (pll
.M2
<< 16) | pll
.N2
);
289 reg1
= nv_rd32(dev
, pll_reg
+ 4) & 0xffc00000;
290 nv_wr32(dev
, pll_reg
, 0x50000610);
291 nv_wr32(dev
, pll_reg
+ 4, reg1
|
292 (pll
.log2P
<< 16) | (pll
.M1
<< 8) | pll
.N1
);
299 nv50_crtc_destroy(struct drm_crtc
*crtc
)
301 struct drm_device
*dev
= crtc
->dev
;
302 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
309 drm_crtc_cleanup(&nv_crtc
->base
);
311 nv50_cursor_fini(nv_crtc
);
313 nouveau_bo_ref(NULL
, &nv_crtc
->lut
.nvbo
);
314 nouveau_bo_ref(NULL
, &nv_crtc
->cursor
.nvbo
);
315 kfree(nv_crtc
->mode
);
320 nv50_crtc_cursor_set(struct drm_crtc
*crtc
, struct drm_file
*file_priv
,
321 uint32_t buffer_handle
, uint32_t width
, uint32_t height
)
323 struct drm_device
*dev
= crtc
->dev
;
324 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
325 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
326 struct nouveau_bo
*cursor
= NULL
;
327 struct drm_gem_object
*gem
;
330 if (width
!= 64 || height
!= 64)
333 if (!buffer_handle
) {
334 nv_crtc
->cursor
.hide(nv_crtc
, true);
338 gem
= drm_gem_object_lookup(dev
, file_priv
, buffer_handle
);
341 cursor
= nouveau_gem_object(gem
);
343 ret
= nouveau_bo_map(cursor
);
347 /* The simple will do for now. */
348 for (i
= 0; i
< 64 * 64; i
++)
349 nouveau_bo_wr32(nv_crtc
->cursor
.nvbo
, i
, nouveau_bo_rd32(cursor
, i
));
351 nouveau_bo_unmap(cursor
);
353 nv_crtc
->cursor
.set_offset(nv_crtc
, nv_crtc
->cursor
.nvbo
->bo
.offset
-
354 dev_priv
->vm_vram_base
);
355 nv_crtc
->cursor
.show(nv_crtc
, true);
358 mutex_lock(&dev
->struct_mutex
);
359 drm_gem_object_unreference(gem
);
360 mutex_unlock(&dev
->struct_mutex
);
365 nv50_crtc_cursor_move(struct drm_crtc
*crtc
, int x
, int y
)
367 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
369 nv_crtc
->cursor
.set_pos(nv_crtc
, x
, y
);
374 nv50_crtc_gamma_set(struct drm_crtc
*crtc
, u16
*r
, u16
*g
, u16
*b
,
377 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
383 for (i
= 0; i
< 256; i
++) {
384 nv_crtc
->lut
.r
[i
] = r
[i
];
385 nv_crtc
->lut
.g
[i
] = g
[i
];
386 nv_crtc
->lut
.b
[i
] = b
[i
];
389 /* We need to know the depth before we upload, but it's possible to
390 * get called before a framebuffer is bound. If this is the case,
391 * mark the lut values as dirty by setting depth==0, and it'll be
392 * uploaded on the first mode_set_base()
394 if (!nv_crtc
->base
.fb
) {
395 nv_crtc
->lut
.depth
= 0;
399 nv50_crtc_lut_load(crtc
);
403 nv50_crtc_save(struct drm_crtc
*crtc
)
405 NV_ERROR(crtc
->dev
, "!!\n");
409 nv50_crtc_restore(struct drm_crtc
*crtc
)
411 NV_ERROR(crtc
->dev
, "!!\n");
414 static const struct drm_crtc_funcs nv50_crtc_funcs
= {
415 .save
= nv50_crtc_save
,
416 .restore
= nv50_crtc_restore
,
417 .cursor_set
= nv50_crtc_cursor_set
,
418 .cursor_move
= nv50_crtc_cursor_move
,
419 .gamma_set
= nv50_crtc_gamma_set
,
420 .set_config
= drm_crtc_helper_set_config
,
421 .destroy
= nv50_crtc_destroy
,
425 nv50_crtc_dpms(struct drm_crtc
*crtc
, int mode
)
430 nv50_crtc_prepare(struct drm_crtc
*crtc
)
432 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
433 struct drm_device
*dev
= crtc
->dev
;
434 struct drm_encoder
*encoder
;
436 NV_DEBUG(dev
, "index %d\n", nv_crtc
->index
);
438 /* Disconnect all unused encoders. */
439 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
) {
440 struct nouveau_encoder
*nv_encoder
= nouveau_encoder(encoder
);
442 if (drm_helper_encoder_in_use(encoder
))
445 nv_encoder
->disconnect(nv_encoder
);
448 nv50_crtc_blank(nv_crtc
, true);
452 nv50_crtc_commit(struct drm_crtc
*crtc
)
454 struct drm_crtc
*crtc2
;
455 struct drm_device
*dev
= crtc
->dev
;
456 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
457 struct nouveau_channel
*evo
= dev_priv
->evo
;
458 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
461 NV_DEBUG(dev
, "index %d\n", nv_crtc
->index
);
463 nv50_crtc_blank(nv_crtc
, false);
465 /* Explicitly blank all unused crtc's. */
466 list_for_each_entry(crtc2
, &dev
->mode_config
.crtc_list
, head
) {
467 if (!drm_helper_crtc_in_use(crtc2
))
468 nv50_crtc_blank(nouveau_crtc(crtc2
), true);
471 ret
= RING_SPACE(evo
, 2);
473 NV_ERROR(dev
, "no space while committing crtc\n");
476 BEGIN_RING(evo
, 0, NV50_EVO_UPDATE
, 1);
482 nv50_crtc_mode_fixup(struct drm_crtc
*crtc
, struct drm_display_mode
*mode
,
483 struct drm_display_mode
*adjusted_mode
)
489 nv50_crtc_do_mode_set_base(struct drm_crtc
*crtc
, int x
, int y
,
490 struct drm_framebuffer
*old_fb
, bool update
)
492 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
493 struct drm_device
*dev
= nv_crtc
->base
.dev
;
494 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
495 struct nouveau_channel
*evo
= dev_priv
->evo
;
496 struct drm_framebuffer
*drm_fb
= nv_crtc
->base
.fb
;
497 struct nouveau_framebuffer
*fb
= nouveau_framebuffer(drm_fb
);
500 NV_DEBUG(dev
, "index %d\n", nv_crtc
->index
);
502 switch (drm_fb
->depth
) {
504 format
= NV50_EVO_CRTC_FB_DEPTH_8
;
507 format
= NV50_EVO_CRTC_FB_DEPTH_15
;
510 format
= NV50_EVO_CRTC_FB_DEPTH_16
;
514 format
= NV50_EVO_CRTC_FB_DEPTH_24
;
517 format
= NV50_EVO_CRTC_FB_DEPTH_30
;
520 NV_ERROR(dev
, "unknown depth %d\n", drm_fb
->depth
);
524 ret
= nouveau_bo_pin(fb
->nvbo
, TTM_PL_FLAG_VRAM
);
529 struct nouveau_framebuffer
*ofb
= nouveau_framebuffer(old_fb
);
530 nouveau_bo_unpin(ofb
->nvbo
);
533 nv_crtc
->fb
.offset
= fb
->nvbo
->bo
.offset
- dev_priv
->vm_vram_base
;
534 nv_crtc
->fb
.tile_flags
= fb
->nvbo
->tile_flags
;
535 nv_crtc
->fb
.cpp
= drm_fb
->bits_per_pixel
/ 8;
536 if (!nv_crtc
->fb
.blanked
&& dev_priv
->chipset
!= 0x50) {
537 ret
= RING_SPACE(evo
, 2);
541 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, FB_DMA
), 1);
542 if (nv_crtc
->fb
.tile_flags
== 0x7a00)
543 OUT_RING(evo
, NvEvoFB32
);
545 if (nv_crtc
->fb
.tile_flags
== 0x7000)
546 OUT_RING(evo
, NvEvoFB16
);
548 OUT_RING(evo
, NvEvoVRAM
);
551 ret
= RING_SPACE(evo
, 12);
555 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, FB_OFFSET
), 5);
556 OUT_RING(evo
, nv_crtc
->fb
.offset
>> 8);
558 OUT_RING(evo
, (drm_fb
->height
<< 16) | drm_fb
->width
);
559 if (!nv_crtc
->fb
.tile_flags
) {
560 OUT_RING(evo
, drm_fb
->pitch
| (1 << 20));
562 OUT_RING(evo
, ((drm_fb
->pitch
/ 4) << 4) |
563 fb
->nvbo
->tile_mode
);
565 if (dev_priv
->chipset
== 0x50)
566 OUT_RING(evo
, (fb
->nvbo
->tile_flags
<< 8) | format
);
568 OUT_RING(evo
, format
);
570 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, CLUT_MODE
), 1);
571 OUT_RING(evo
, fb
->base
.depth
== 8 ?
572 NV50_EVO_CRTC_CLUT_MODE_OFF
: NV50_EVO_CRTC_CLUT_MODE_ON
);
574 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, COLOR_CTRL
), 1);
575 OUT_RING(evo
, NV50_EVO_CRTC_COLOR_CTRL_COLOR
);
576 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, FB_POS
), 1);
577 OUT_RING(evo
, (y
<< 16) | x
);
579 if (nv_crtc
->lut
.depth
!= fb
->base
.depth
) {
580 nv_crtc
->lut
.depth
= fb
->base
.depth
;
581 nv50_crtc_lut_load(crtc
);
585 ret
= RING_SPACE(evo
, 2);
588 BEGIN_RING(evo
, 0, NV50_EVO_UPDATE
, 1);
597 nv50_crtc_mode_set(struct drm_crtc
*crtc
, struct drm_display_mode
*mode
,
598 struct drm_display_mode
*adjusted_mode
, int x
, int y
,
599 struct drm_framebuffer
*old_fb
)
601 struct drm_device
*dev
= crtc
->dev
;
602 struct drm_nouveau_private
*dev_priv
= dev
->dev_private
;
603 struct nouveau_channel
*evo
= dev_priv
->evo
;
604 struct nouveau_crtc
*nv_crtc
= nouveau_crtc(crtc
);
605 struct nouveau_connector
*nv_connector
= NULL
;
606 uint32_t hsync_dur
, vsync_dur
, hsync_start_to_end
, vsync_start_to_end
;
607 uint32_t hunk1
, vunk1
, vunk2a
, vunk2b
;
610 /* Find the connector attached to this CRTC */
611 nv_connector
= nouveau_crtc_connector_get(nv_crtc
);
613 *nv_crtc
->mode
= *adjusted_mode
;
615 NV_DEBUG(dev
, "index %d\n", nv_crtc
->index
);
617 hsync_dur
= adjusted_mode
->hsync_end
- adjusted_mode
->hsync_start
;
618 vsync_dur
= adjusted_mode
->vsync_end
- adjusted_mode
->vsync_start
;
619 hsync_start_to_end
= adjusted_mode
->htotal
- adjusted_mode
->hsync_start
;
620 vsync_start_to_end
= adjusted_mode
->vtotal
- adjusted_mode
->vsync_start
;
621 /* I can't give this a proper name, anyone else can? */
622 hunk1
= adjusted_mode
->htotal
-
623 adjusted_mode
->hsync_start
+ adjusted_mode
->hdisplay
;
624 vunk1
= adjusted_mode
->vtotal
-
625 adjusted_mode
->vsync_start
+ adjusted_mode
->vdisplay
;
626 /* Another strange value, this time only for interlaced adjusted_modes. */
627 vunk2a
= 2 * adjusted_mode
->vtotal
-
628 adjusted_mode
->vsync_start
+ adjusted_mode
->vdisplay
;
629 vunk2b
= adjusted_mode
->vtotal
-
630 adjusted_mode
->vsync_start
+ adjusted_mode
->vtotal
;
632 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
634 vsync_start_to_end
/= 2;
639 if (adjusted_mode
->flags
& DRM_MODE_FLAG_DBLSCAN
) {
640 vsync_start_to_end
-= 1;
647 ret
= RING_SPACE(evo
, 17);
651 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, CLOCK
), 2);
652 OUT_RING(evo
, adjusted_mode
->clock
| 0x800000);
653 OUT_RING(evo
, (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) ? 2 : 0);
655 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, DISPLAY_START
), 5);
657 OUT_RING(evo
, (adjusted_mode
->vtotal
<< 16) | adjusted_mode
->htotal
);
658 OUT_RING(evo
, (vsync_dur
- 1) << 16 | (hsync_dur
- 1));
659 OUT_RING(evo
, (vsync_start_to_end
- 1) << 16 |
660 (hsync_start_to_end
- 1));
661 OUT_RING(evo
, (vunk1
- 1) << 16 | (hunk1
- 1));
663 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
664 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, UNK0824
), 1);
665 OUT_RING(evo
, (vunk2b
- 1) << 16 | (vunk2a
- 1));
671 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, UNK082C
), 1);
674 /* This is the actual resolution of the mode. */
675 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, REAL_RES
), 1);
676 OUT_RING(evo
, (mode
->vdisplay
<< 16) | mode
->hdisplay
);
677 BEGIN_RING(evo
, 0, NV50_EVO_CRTC(nv_crtc
->index
, SCALE_CENTER_OFFSET
), 1);
678 OUT_RING(evo
, NV50_EVO_CRTC_SCALE_CENTER_OFFSET_VAL(0, 0));
680 nv_crtc
->set_dither(nv_crtc
, nv_connector
->use_dithering
, false);
681 nv_crtc
->set_scale(nv_crtc
, nv_connector
->scaling_mode
, false);
683 return nv50_crtc_do_mode_set_base(crtc
, x
, y
, old_fb
, false);
687 nv50_crtc_mode_set_base(struct drm_crtc
*crtc
, int x
, int y
,
688 struct drm_framebuffer
*old_fb
)
690 return nv50_crtc_do_mode_set_base(crtc
, x
, y
, old_fb
, true);
693 static const struct drm_crtc_helper_funcs nv50_crtc_helper_funcs
= {
694 .dpms
= nv50_crtc_dpms
,
695 .prepare
= nv50_crtc_prepare
,
696 .commit
= nv50_crtc_commit
,
697 .mode_fixup
= nv50_crtc_mode_fixup
,
698 .mode_set
= nv50_crtc_mode_set
,
699 .mode_set_base
= nv50_crtc_mode_set_base
,
700 .load_lut
= nv50_crtc_lut_load
,
704 nv50_crtc_create(struct drm_device
*dev
, int index
)
706 struct nouveau_crtc
*nv_crtc
= NULL
;
711 nv_crtc
= kzalloc(sizeof(*nv_crtc
), GFP_KERNEL
);
715 nv_crtc
->mode
= kzalloc(sizeof(*nv_crtc
->mode
), GFP_KERNEL
);
716 if (!nv_crtc
->mode
) {
721 /* Default CLUT parameters, will be activated on the hw upon
724 for (i
= 0; i
< 256; i
++) {
725 nv_crtc
->lut
.r
[i
] = i
<< 8;
726 nv_crtc
->lut
.g
[i
] = i
<< 8;
727 nv_crtc
->lut
.b
[i
] = i
<< 8;
729 nv_crtc
->lut
.depth
= 0;
731 ret
= nouveau_bo_new(dev
, NULL
, 4096, 0x100, TTM_PL_FLAG_VRAM
,
732 0, 0x0000, false, true, &nv_crtc
->lut
.nvbo
);
734 ret
= nouveau_bo_pin(nv_crtc
->lut
.nvbo
, TTM_PL_FLAG_VRAM
);
736 ret
= nouveau_bo_map(nv_crtc
->lut
.nvbo
);
738 nouveau_bo_ref(NULL
, &nv_crtc
->lut
.nvbo
);
742 kfree(nv_crtc
->mode
);
747 nv_crtc
->index
= index
;
749 /* set function pointers */
750 nv_crtc
->set_dither
= nv50_crtc_set_dither
;
751 nv_crtc
->set_scale
= nv50_crtc_set_scale
;
753 drm_crtc_init(dev
, &nv_crtc
->base
, &nv50_crtc_funcs
);
754 drm_crtc_helper_add(&nv_crtc
->base
, &nv50_crtc_helper_funcs
);
755 drm_mode_crtc_set_gamma_size(&nv_crtc
->base
, 256);
757 ret
= nouveau_bo_new(dev
, NULL
, 64*64*4, 0x100, TTM_PL_FLAG_VRAM
,
758 0, 0x0000, false, true, &nv_crtc
->cursor
.nvbo
);
760 ret
= nouveau_bo_pin(nv_crtc
->cursor
.nvbo
, TTM_PL_FLAG_VRAM
);
762 ret
= nouveau_bo_map(nv_crtc
->cursor
.nvbo
);
764 nouveau_bo_ref(NULL
, &nv_crtc
->cursor
.nvbo
);
767 nv50_cursor_init(nv_crtc
);