?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
drm: Remove DRM_ERR OS macro.
[linux-2.6/linux-2.6-openrd.git] / drivers / char / drm / radeon_cp.c
bloba023fce3f1b140a671e9e4cbad4b3d5288603655
1 /* radeon_cp.c -- CP support for Radeon -*- linux-c -*- */
2 /*
3 * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.
4 * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
5 * All Rights Reserved.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the "Software"),
9 * to deal in the Software without restriction, including without limitation
10 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
11 * and/or sell copies of the Software, and to permit persons to whom the
12 * Software is furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the next
15 * paragraph) shall be included in all copies or substantial portions of the
16 * Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
22 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
23 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
24 * DEALINGS IN THE SOFTWARE.
25 *
26 * Authors:
27 * Kevin E. Martin <martin@valinux.com>
28 * Gareth Hughes <gareth@valinux.com>
29 */
30
31 #include "drmP.h"
32 #include "drm.h"
33 #include "radeon_drm.h"
34 #include "radeon_drv.h"
35 #include "r300_reg.h"
36
37 #define RADEON_FIFO_DEBUG 0
38
39 static int radeon_do_cleanup_cp(struct drm_device * dev);
40
41 /* CP microcode (from ATI) */
42 static const u32 R200_cp_microcode[][2] = {
43 {0x21007000, 0000000000},
44 {0x20007000, 0000000000},
45 {0x000000ab, 0x00000004},
46 {0x000000af, 0x00000004},
47 {0x66544a49, 0000000000},
48 {0x49494174, 0000000000},
49 {0x54517d83, 0000000000},
50 {0x498d8b64, 0000000000},
51 {0x49494949, 0000000000},
52 {0x49da493c, 0000000000},
53 {0x49989898, 0000000000},
54 {0xd34949d5, 0000000000},
55 {0x9dc90e11, 0000000000},
56 {0xce9b9b9b, 0000000000},
57 {0x000f0000, 0x00000016},
58 {0x352e232c, 0000000000},
59 {0x00000013, 0x00000004},
60 {0x000f0000, 0x00000016},
61 {0x352e272c, 0000000000},
62 {0x000f0001, 0x00000016},
63 {0x3239362f, 0000000000},
64 {0x000077ef, 0x00000002},
65 {0x00061000, 0x00000002},
66 {0x00000020, 0x0000001a},
67 {0x00004000, 0x0000001e},
68 {0x00061000, 0x00000002},
69 {0x00000020, 0x0000001a},
70 {0x00004000, 0x0000001e},
71 {0x00061000, 0x00000002},
72 {0x00000020, 0x0000001a},
73 {0x00004000, 0x0000001e},
74 {0x00000016, 0x00000004},
75 {0x0003802a, 0x00000002},
76 {0x040067e0, 0x00000002},
77 {0x00000016, 0x00000004},
78 {0x000077e0, 0x00000002},
79 {0x00065000, 0x00000002},
80 {0x000037e1, 0x00000002},
81 {0x040067e1, 0x00000006},
82 {0x000077e0, 0x00000002},
83 {0x000077e1, 0x00000002},
84 {0x000077e1, 0x00000006},
85 {0xffffffff, 0000000000},
86 {0x10000000, 0000000000},
87 {0x0003802a, 0x00000002},
88 {0x040067e0, 0x00000006},
89 {0x00007675, 0x00000002},
90 {0x00007676, 0x00000002},
91 {0x00007677, 0x00000002},
92 {0x00007678, 0x00000006},
93 {0x0003802b, 0x00000002},
94 {0x04002676, 0x00000002},
95 {0x00007677, 0x00000002},
96 {0x00007678, 0x00000006},
97 {0x0000002e, 0x00000018},
98 {0x0000002e, 0x00000018},
99 {0000000000, 0x00000006},
100 {0x0000002f, 0x00000018},
101 {0x0000002f, 0x00000018},
102 {0000000000, 0x00000006},
103 {0x01605000, 0x00000002},
104 {0x00065000, 0x00000002},
105 {0x00098000, 0x00000002},
106 {0x00061000, 0x00000002},
107 {0x64c0603d, 0x00000004},
108 {0x00080000, 0x00000016},
109 {0000000000, 0000000000},
110 {0x0400251d, 0x00000002},
111 {0x00007580, 0x00000002},
112 {0x00067581, 0x00000002},
113 {0x04002580, 0x00000002},
114 {0x00067581, 0x00000002},
115 {0x00000046, 0x00000004},
116 {0x00005000, 0000000000},
117 {0x00061000, 0x00000002},
118 {0x0000750e, 0x00000002},
119 {0x00019000, 0x00000002},
120 {0x00011055, 0x00000014},
121 {0x00000055, 0x00000012},
122 {0x0400250f, 0x00000002},
123 {0x0000504a, 0x00000004},
124 {0x00007565, 0x00000002},
125 {0x00007566, 0x00000002},
126 {0x00000051, 0x00000004},
127 {0x01e655b4, 0x00000002},
128 {0x4401b0dc, 0x00000002},
129 {0x01c110dc, 0x00000002},
130 {0x2666705d, 0x00000018},
131 {0x040c2565, 0x00000002},
132 {0x0000005d, 0x00000018},
133 {0x04002564, 0x00000002},
134 {0x00007566, 0x00000002},
135 {0x00000054, 0x00000004},
136 {0x00401060, 0x00000008},
137 {0x00101000, 0x00000002},
138 {0x000d80ff, 0x00000002},
139 {0x00800063, 0x00000008},
140 {0x000f9000, 0x00000002},
141 {0x000e00ff, 0x00000002},
142 {0000000000, 0x00000006},
143 {0x00000080, 0x00000018},
144 {0x00000054, 0x00000004},
145 {0x00007576, 0x00000002},
146 {0x00065000, 0x00000002},
147 {0x00009000, 0x00000002},
148 {0x00041000, 0x00000002},
149 {0x0c00350e, 0x00000002},
150 {0x00049000, 0x00000002},
151 {0x00051000, 0x00000002},
152 {0x01e785f8, 0x00000002},
153 {0x00200000, 0x00000002},
154 {0x00600073, 0x0000000c},
155 {0x00007563, 0x00000002},
156 {0x006075f0, 0x00000021},
157 {0x20007068, 0x00000004},
158 {0x00005068, 0x00000004},
159 {0x00007576, 0x00000002},
160 {0x00007577, 0x00000002},
161 {0x0000750e, 0x00000002},
162 {0x0000750f, 0x00000002},
163 {0x00a05000, 0x00000002},
164 {0x00600076, 0x0000000c},
165 {0x006075f0, 0x00000021},
166 {0x000075f8, 0x00000002},
167 {0x00000076, 0x00000004},
168 {0x000a750e, 0x00000002},
169 {0x0020750f, 0x00000002},
170 {0x00600079, 0x00000004},
171 {0x00007570, 0x00000002},
172 {0x00007571, 0x00000002},
173 {0x00007572, 0x00000006},
174 {0x00005000, 0x00000002},
175 {0x00a05000, 0x00000002},
176 {0x00007568, 0x00000002},
177 {0x00061000, 0x00000002},
178 {0x00000084, 0x0000000c},
179 {0x00058000, 0x00000002},
180 {0x0c607562, 0x00000002},
181 {0x00000086, 0x00000004},
182 {0x00600085, 0x00000004},
183 {0x400070dd, 0000000000},
184 {0x000380dd, 0x00000002},
185 {0x00000093, 0x0000001c},
186 {0x00065095, 0x00000018},
187 {0x040025bb, 0x00000002},
188 {0x00061096, 0x00000018},
189 {0x040075bc, 0000000000},
190 {0x000075bb, 0x00000002},
191 {0x000075bc, 0000000000},
192 {0x00090000, 0x00000006},
193 {0x00090000, 0x00000002},
194 {0x000d8002, 0x00000006},
195 {0x00005000, 0x00000002},
196 {0x00007821, 0x00000002},
197 {0x00007800, 0000000000},
198 {0x00007821, 0x00000002},
199 {0x00007800, 0000000000},
200 {0x01665000, 0x00000002},
201 {0x000a0000, 0x00000002},
202 {0x000671cc, 0x00000002},
203 {0x0286f1cd, 0x00000002},
204 {0x000000a3, 0x00000010},
205 {0x21007000, 0000000000},
206 {0x000000aa, 0x0000001c},
207 {0x00065000, 0x00000002},
208 {0x000a0000, 0x00000002},
209 {0x00061000, 0x00000002},
210 {0x000b0000, 0x00000002},
211 {0x38067000, 0x00000002},
212 {0x000a00a6, 0x00000004},
213 {0x20007000, 0000000000},
214 {0x01200000, 0x00000002},
215 {0x20077000, 0x00000002},
216 {0x01200000, 0x00000002},
217 {0x20007000, 0000000000},
218 {0x00061000, 0x00000002},
219 {0x0120751b, 0x00000002},
220 {0x8040750a, 0x00000002},
221 {0x8040750b, 0x00000002},
222 {0x00110000, 0x00000002},
223 {0x000380dd, 0x00000002},
224 {0x000000bd, 0x0000001c},
225 {0x00061096, 0x00000018},
226 {0x844075bd, 0x00000002},
227 {0x00061095, 0x00000018},
228 {0x840075bb, 0x00000002},
229 {0x00061096, 0x00000018},
230 {0x844075bc, 0x00000002},
231 {0x000000c0, 0x00000004},
232 {0x804075bd, 0x00000002},
233 {0x800075bb, 0x00000002},
234 {0x804075bc, 0x00000002},
235 {0x00108000, 0x00000002},
236 {0x01400000, 0x00000002},
237 {0x006000c4, 0x0000000c},
238 {0x20c07000, 0x00000020},
239 {0x000000c6, 0x00000012},
240 {0x00800000, 0x00000006},
241 {0x0080751d, 0x00000006},
242 {0x000025bb, 0x00000002},
243 {0x000040c0, 0x00000004},
244 {0x0000775c, 0x00000002},
245 {0x00a05000, 0x00000002},
246 {0x00661000, 0x00000002},
247 {0x0460275d, 0x00000020},
248 {0x00004000, 0000000000},
249 {0x00007999, 0x00000002},
250 {0x00a05000, 0x00000002},
251 {0x00661000, 0x00000002},
252 {0x0460299b, 0x00000020},
253 {0x00004000, 0000000000},
254 {0x01e00830, 0x00000002},
255 {0x21007000, 0000000000},
256 {0x00005000, 0x00000002},
257 {0x00038042, 0x00000002},
258 {0x040025e0, 0x00000002},
259 {0x000075e1, 0000000000},
260 {0x00000001, 0000000000},
261 {0x000380d9, 0x00000002},
262 {0x04007394, 0000000000},
263 {0000000000, 0000000000},
264 {0000000000, 0000000000},
265 {0000000000, 0000000000},
266 {0000000000, 0000000000},
267 {0000000000, 0000000000},
268 {0000000000, 0000000000},
269 {0000000000, 0000000000},
270 {0000000000, 0000000000},
271 {0000000000, 0000000000},
272 {0000000000, 0000000000},
273 {0000000000, 0000000000},
274 {0000000000, 0000000000},
275 {0000000000, 0000000000},
276 {0000000000, 0000000000},
277 {0000000000, 0000000000},
278 {0000000000, 0000000000},
279 {0000000000, 0000000000},
280 {0000000000, 0000000000},
281 {0000000000, 0000000000},
282 {0000000000, 0000000000},
283 {0000000000, 0000000000},
284 {0000000000, 0000000000},
285 {0000000000, 0000000000},
286 {0000000000, 0000000000},
287 {0000000000, 0000000000},
288 {0000000000, 0000000000},
289 {0000000000, 0000000000},
290 {0000000000, 0000000000},
291 {0000000000, 0000000000},
292 {0000000000, 0000000000},
293 {0000000000, 0000000000},
294 {0000000000, 0000000000},
295 {0000000000, 0000000000},
296 {0000000000, 0000000000},
297 {0000000000, 0000000000},
298 {0000000000, 0000000000},
299 };
300
301 static const u32 radeon_cp_microcode[][2] = {
302 {0x21007000, 0000000000},
303 {0x20007000, 0000000000},
304 {0x000000b4, 0x00000004},
305 {0x000000b8, 0x00000004},
306 {0x6f5b4d4c, 0000000000},
307 {0x4c4c427f, 0000000000},
308 {0x5b568a92, 0000000000},
309 {0x4ca09c6d, 0000000000},
310 {0xad4c4c4c, 0000000000},
311 {0x4ce1af3d, 0000000000},
312 {0xd8afafaf, 0000000000},
313 {0xd64c4cdc, 0000000000},
314 {0x4cd10d10, 0000000000},
315 {0x000f0000, 0x00000016},
316 {0x362f242d, 0000000000},
317 {0x00000012, 0x00000004},
318 {0x000f0000, 0x00000016},
319 {0x362f282d, 0000000000},
320 {0x000380e7, 0x00000002},
321 {0x04002c97, 0x00000002},
322 {0x000f0001, 0x00000016},
323 {0x333a3730, 0000000000},
324 {0x000077ef, 0x00000002},
325 {0x00061000, 0x00000002},
326 {0x00000021, 0x0000001a},
327 {0x00004000, 0x0000001e},
328 {0x00061000, 0x00000002},
329 {0x00000021, 0x0000001a},
330 {0x00004000, 0x0000001e},
331 {0x00061000, 0x00000002},
332 {0x00000021, 0x0000001a},
333 {0x00004000, 0x0000001e},
334 {0x00000017, 0x00000004},
335 {0x0003802b, 0x00000002},
336 {0x040067e0, 0x00000002},
337 {0x00000017, 0x00000004},
338 {0x000077e0, 0x00000002},
339 {0x00065000, 0x00000002},
340 {0x000037e1, 0x00000002},
341 {0x040067e1, 0x00000006},
342 {0x000077e0, 0x00000002},
343 {0x000077e1, 0x00000002},
344 {0x000077e1, 0x00000006},
345 {0xffffffff, 0000000000},
346 {0x10000000, 0000000000},
347 {0x0003802b, 0x00000002},
348 {0x040067e0, 0x00000006},
349 {0x00007675, 0x00000002},
350 {0x00007676, 0x00000002},
351 {0x00007677, 0x00000002},
352 {0x00007678, 0x00000006},
353 {0x0003802c, 0x00000002},
354 {0x04002676, 0x00000002},
355 {0x00007677, 0x00000002},
356 {0x00007678, 0x00000006},
357 {0x0000002f, 0x00000018},
358 {0x0000002f, 0x00000018},
359 {0000000000, 0x00000006},
360 {0x00000030, 0x00000018},
361 {0x00000030, 0x00000018},
362 {0000000000, 0x00000006},
363 {0x01605000, 0x00000002},
364 {0x00065000, 0x00000002},
365 {0x00098000, 0x00000002},
366 {0x00061000, 0x00000002},
367 {0x64c0603e, 0x00000004},
368 {0x000380e6, 0x00000002},
369 {0x040025c5, 0x00000002},
370 {0x00080000, 0x00000016},
371 {0000000000, 0000000000},
372 {0x0400251d, 0x00000002},
373 {0x00007580, 0x00000002},
374 {0x00067581, 0x00000002},
375 {0x04002580, 0x00000002},
376 {0x00067581, 0x00000002},
377 {0x00000049, 0x00000004},
378 {0x00005000, 0000000000},
379 {0x000380e6, 0x00000002},
380 {0x040025c5, 0x00000002},
381 {0x00061000, 0x00000002},
382 {0x0000750e, 0x00000002},
383 {0x00019000, 0x00000002},
384 {0x00011055, 0x00000014},
385 {0x00000055, 0x00000012},
386 {0x0400250f, 0x00000002},
387 {0x0000504f, 0x00000004},
388 {0x000380e6, 0x00000002},
389 {0x040025c5, 0x00000002},
390 {0x00007565, 0x00000002},
391 {0x00007566, 0x00000002},
392 {0x00000058, 0x00000004},
393 {0x000380e6, 0x00000002},
394 {0x040025c5, 0x00000002},
395 {0x01e655b4, 0x00000002},
396 {0x4401b0e4, 0x00000002},
397 {0x01c110e4, 0x00000002},
398 {0x26667066, 0x00000018},
399 {0x040c2565, 0x00000002},
400 {0x00000066, 0x00000018},
401 {0x04002564, 0x00000002},
402 {0x00007566, 0x00000002},
403 {0x0000005d, 0x00000004},
404 {0x00401069, 0x00000008},
405 {0x00101000, 0x00000002},
406 {0x000d80ff, 0x00000002},
407 {0x0080006c, 0x00000008},
408 {0x000f9000, 0x00000002},
409 {0x000e00ff, 0x00000002},
410 {0000000000, 0x00000006},
411 {0x0000008f, 0x00000018},
412 {0x0000005b, 0x00000004},
413 {0x000380e6, 0x00000002},
414 {0x040025c5, 0x00000002},
415 {0x00007576, 0x00000002},
416 {0x00065000, 0x00000002},
417 {0x00009000, 0x00000002},
418 {0x00041000, 0x00000002},
419 {0x0c00350e, 0x00000002},
420 {0x00049000, 0x00000002},
421 {0x00051000, 0x00000002},
422 {0x01e785f8, 0x00000002},
423 {0x00200000, 0x00000002},
424 {0x0060007e, 0x0000000c},
425 {0x00007563, 0x00000002},
426 {0x006075f0, 0x00000021},
427 {0x20007073, 0x00000004},
428 {0x00005073, 0x00000004},
429 {0x000380e6, 0x00000002},
430 {0x040025c5, 0x00000002},
431 {0x00007576, 0x00000002},
432 {0x00007577, 0x00000002},
433 {0x0000750e, 0x00000002},
434 {0x0000750f, 0x00000002},
435 {0x00a05000, 0x00000002},
436 {0x00600083, 0x0000000c},
437 {0x006075f0, 0x00000021},
438 {0x000075f8, 0x00000002},
439 {0x00000083, 0x00000004},
440 {0x000a750e, 0x00000002},
441 {0x000380e6, 0x00000002},
442 {0x040025c5, 0x00000002},
443 {0x0020750f, 0x00000002},
444 {0x00600086, 0x00000004},
445 {0x00007570, 0x00000002},
446 {0x00007571, 0x00000002},
447 {0x00007572, 0x00000006},
448 {0x000380e6, 0x00000002},
449 {0x040025c5, 0x00000002},
450 {0x00005000, 0x00000002},
451 {0x00a05000, 0x00000002},
452 {0x00007568, 0x00000002},
453 {0x00061000, 0x00000002},
454 {0x00000095, 0x0000000c},
455 {0x00058000, 0x00000002},
456 {0x0c607562, 0x00000002},
457 {0x00000097, 0x00000004},
458 {0x000380e6, 0x00000002},
459 {0x040025c5, 0x00000002},
460 {0x00600096, 0x00000004},
461 {0x400070e5, 0000000000},
462 {0x000380e6, 0x00000002},
463 {0x040025c5, 0x00000002},
464 {0x000380e5, 0x00000002},
465 {0x000000a8, 0x0000001c},
466 {0x000650aa, 0x00000018},
467 {0x040025bb, 0x00000002},
468 {0x000610ab, 0x00000018},
469 {0x040075bc, 0000000000},
470 {0x000075bb, 0x00000002},
471 {0x000075bc, 0000000000},
472 {0x00090000, 0x00000006},
473 {0x00090000, 0x00000002},
474 {0x000d8002, 0x00000006},
475 {0x00007832, 0x00000002},
476 {0x00005000, 0x00000002},
477 {0x000380e7, 0x00000002},
478 {0x04002c97, 0x00000002},
479 {0x00007820, 0x00000002},
480 {0x00007821, 0x00000002},
481 {0x00007800, 0000000000},
482 {0x01200000, 0x00000002},
483 {0x20077000, 0x00000002},
484 {0x01200000, 0x00000002},
485 {0x20007000, 0x00000002},
486 {0x00061000, 0x00000002},
487 {0x0120751b, 0x00000002},
488 {0x8040750a, 0x00000002},
489 {0x8040750b, 0x00000002},
490 {0x00110000, 0x00000002},
491 {0x000380e5, 0x00000002},
492 {0x000000c6, 0x0000001c},
493 {0x000610ab, 0x00000018},
494 {0x844075bd, 0x00000002},
495 {0x000610aa, 0x00000018},
496 {0x840075bb, 0x00000002},
497 {0x000610ab, 0x00000018},
498 {0x844075bc, 0x00000002},
499 {0x000000c9, 0x00000004},
500 {0x804075bd, 0x00000002},
501 {0x800075bb, 0x00000002},
502 {0x804075bc, 0x00000002},
503 {0x00108000, 0x00000002},
504 {0x01400000, 0x00000002},
505 {0x006000cd, 0x0000000c},
506 {0x20c07000, 0x00000020},
507 {0x000000cf, 0x00000012},
508 {0x00800000, 0x00000006},
509 {0x0080751d, 0x00000006},
510 {0000000000, 0000000000},
511 {0x0000775c, 0x00000002},
512 {0x00a05000, 0x00000002},
513 {0x00661000, 0x00000002},
514 {0x0460275d, 0x00000020},
515 {0x00004000, 0000000000},
516 {0x01e00830, 0x00000002},
517 {0x21007000, 0000000000},
518 {0x6464614d, 0000000000},
519 {0x69687420, 0000000000},
520 {0x00000073, 0000000000},
521 {0000000000, 0000000000},
522 {0x00005000, 0x00000002},
523 {0x000380d0, 0x00000002},
524 {0x040025e0, 0x00000002},
525 {0x000075e1, 0000000000},
526 {0x00000001, 0000000000},
527 {0x000380e0, 0x00000002},
528 {0x04002394, 0x00000002},
529 {0x00005000, 0000000000},
530 {0000000000, 0000000000},
531 {0000000000, 0000000000},
532 {0x00000008, 0000000000},
533 {0x00000004, 0000000000},
534 {0000000000, 0000000000},
535 {0000000000, 0000000000},
536 {0000000000, 0000000000},
537 {0000000000, 0000000000},
538 {0000000000, 0000000000},
539 {0000000000, 0000000000},
540 {0000000000, 0000000000},
541 {0000000000, 0000000000},
542 {0000000000, 0000000000},
543 {0000000000, 0000000000},
544 {0000000000, 0000000000},
545 {0000000000, 0000000000},
546 {0000000000, 0000000000},
547 {0000000000, 0000000000},
548 {0000000000, 0000000000},
549 {0000000000, 0000000000},
550 {0000000000, 0000000000},
551 {0000000000, 0000000000},
552 {0000000000, 0000000000},
553 {0000000000, 0000000000},
554 {0000000000, 0000000000},
555 {0000000000, 0000000000},
556 {0000000000, 0000000000},
557 {0000000000, 0000000000},
558 };
559
560 static const u32 R300_cp_microcode[][2] = {
561 {0x4200e000, 0000000000},
562 {0x4000e000, 0000000000},
563 {0x000000af, 0x00000008},
564 {0x000000b3, 0x00000008},
565 {0x6c5a504f, 0000000000},
566 {0x4f4f497a, 0000000000},
567 {0x5a578288, 0000000000},
568 {0x4f91906a, 0000000000},
569 {0x4f4f4f4f, 0000000000},
570 {0x4fe24f44, 0000000000},
571 {0x4f9c9c9c, 0000000000},
572 {0xdc4f4fde, 0000000000},
573 {0xa1cd4f4f, 0000000000},
574 {0xd29d9d9d, 0000000000},
575 {0x4f0f9fd7, 0000000000},
576 {0x000ca000, 0x00000004},
577 {0x000d0012, 0x00000038},
578 {0x0000e8b4, 0x00000004},
579 {0x000d0014, 0x00000038},
580 {0x0000e8b6, 0x00000004},
581 {0x000d0016, 0x00000038},
582 {0x0000e854, 0x00000004},
583 {0x000d0018, 0x00000038},
584 {0x0000e855, 0x00000004},
585 {0x000d001a, 0x00000038},
586 {0x0000e856, 0x00000004},
587 {0x000d001c, 0x00000038},
588 {0x0000e857, 0x00000004},
589 {0x000d001e, 0x00000038},
590 {0x0000e824, 0x00000004},
591 {0x000d0020, 0x00000038},
592 {0x0000e825, 0x00000004},
593 {0x000d0022, 0x00000038},
594 {0x0000e830, 0x00000004},
595 {0x000d0024, 0x00000038},
596 {0x0000f0c0, 0x00000004},
597 {0x000d0026, 0x00000038},
598 {0x0000f0c1, 0x00000004},
599 {0x000d0028, 0x00000038},
600 {0x0000f041, 0x00000004},
601 {0x000d002a, 0x00000038},
602 {0x0000f184, 0x00000004},
603 {0x000d002c, 0x00000038},
604 {0x0000f185, 0x00000004},
605 {0x000d002e, 0x00000038},
606 {0x0000f186, 0x00000004},
607 {0x000d0030, 0x00000038},
608 {0x0000f187, 0x00000004},
609 {0x000d0032, 0x00000038},
610 {0x0000f180, 0x00000004},
611 {0x000d0034, 0x00000038},
612 {0x0000f393, 0x00000004},
613 {0x000d0036, 0x00000038},
614 {0x0000f38a, 0x00000004},
615 {0x000d0038, 0x00000038},
616 {0x0000f38e, 0x00000004},
617 {0x0000e821, 0x00000004},
618 {0x0140a000, 0x00000004},
619 {0x00000043, 0x00000018},
620 {0x00cce800, 0x00000004},
621 {0x001b0001, 0x00000004},
622 {0x08004800, 0x00000004},
623 {0x001b0001, 0x00000004},
624 {0x08004800, 0x00000004},
625 {0x001b0001, 0x00000004},
626 {0x08004800, 0x00000004},
627 {0x0000003a, 0x00000008},
628 {0x0000a000, 0000000000},
629 {0x02c0a000, 0x00000004},
630 {0x000ca000, 0x00000004},
631 {0x00130000, 0x00000004},
632 {0x000c2000, 0x00000004},
633 {0xc980c045, 0x00000008},
634 {0x2000451d, 0x00000004},
635 {0x0000e580, 0x00000004},
636 {0x000ce581, 0x00000004},
637 {0x08004580, 0x00000004},
638 {0x000ce581, 0x00000004},
639 {0x0000004c, 0x00000008},
640 {0x0000a000, 0000000000},
641 {0x000c2000, 0x00000004},
642 {0x0000e50e, 0x00000004},
643 {0x00032000, 0x00000004},
644 {0x00022056, 0x00000028},
645 {0x00000056, 0x00000024},
646 {0x0800450f, 0x00000004},
647 {0x0000a050, 0x00000008},
648 {0x0000e565, 0x00000004},
649 {0x0000e566, 0x00000004},
650 {0x00000057, 0x00000008},
651 {0x03cca5b4, 0x00000004},
652 {0x05432000, 0x00000004},
653 {0x00022000, 0x00000004},
654 {0x4ccce063, 0x00000030},
655 {0x08274565, 0x00000004},
656 {0x00000063, 0x00000030},
657 {0x08004564, 0x00000004},
658 {0x0000e566, 0x00000004},
659 {0x0000005a, 0x00000008},
660 {0x00802066, 0x00000010},
661 {0x00202000, 0x00000004},
662 {0x001b00ff, 0x00000004},
663 {0x01000069, 0x00000010},
664 {0x001f2000, 0x00000004},
665 {0x001c00ff, 0x00000004},
666 {0000000000, 0x0000000c},
667 {0x00000085, 0x00000030},
668 {0x0000005a, 0x00000008},
669 {0x0000e576, 0x00000004},
670 {0x000ca000, 0x00000004},
671 {0x00012000, 0x00000004},
672 {0x00082000, 0x00000004},
673 {0x1800650e, 0x00000004},
674 {0x00092000, 0x00000004},
675 {0x000a2000, 0x00000004},
676 {0x000f0000, 0x00000004},
677 {0x00400000, 0x00000004},
678 {0x00000079, 0x00000018},
679 {0x0000e563, 0x00000004},
680 {0x00c0e5f9, 0x000000c2},
681 {0x0000006e, 0x00000008},
682 {0x0000a06e, 0x00000008},
683 {0x0000e576, 0x00000004},
684 {0x0000e577, 0x00000004},
685 {0x0000e50e, 0x00000004},
686 {0x0000e50f, 0x00000004},
687 {0x0140a000, 0x00000004},
688 {0x0000007c, 0x00000018},
689 {0x00c0e5f9, 0x000000c2},
690 {0x0000007c, 0x00000008},
691 {0x0014e50e, 0x00000004},
692 {0x0040e50f, 0x00000004},
693 {0x00c0007f, 0x00000008},
694 {0x0000e570, 0x00000004},
695 {0x0000e571, 0x00000004},
696 {0x0000e572, 0x0000000c},
697 {0x0000a000, 0x00000004},
698 {0x0140a000, 0x00000004},
699 {0x0000e568, 0x00000004},
700 {0x000c2000, 0x00000004},
701 {0x00000089, 0x00000018},
702 {0x000b0000, 0x00000004},
703 {0x18c0e562, 0x00000004},
704 {0x0000008b, 0x00000008},
705 {0x00c0008a, 0x00000008},
706 {0x000700e4, 0x00000004},
707 {0x00000097, 0x00000038},
708 {0x000ca099, 0x00000030},
709 {0x080045bb, 0x00000004},
710 {0x000c209a, 0x00000030},
711 {0x0800e5bc, 0000000000},
712 {0x0000e5bb, 0x00000004},
713 {0x0000e5bc, 0000000000},
714 {0x00120000, 0x0000000c},
715 {0x00120000, 0x00000004},
716 {0x001b0002, 0x0000000c},
717 {0x0000a000, 0x00000004},
718 {0x0000e821, 0x00000004},
719 {0x0000e800, 0000000000},
720 {0x0000e821, 0x00000004},
721 {0x0000e82e, 0000000000},
722 {0x02cca000, 0x00000004},
723 {0x00140000, 0x00000004},
724 {0x000ce1cc, 0x00000004},
725 {0x050de1cd, 0x00000004},
726 {0x000000a7, 0x00000020},
727 {0x4200e000, 0000000000},
728 {0x000000ae, 0x00000038},
729 {0x000ca000, 0x00000004},
730 {0x00140000, 0x00000004},
731 {0x000c2000, 0x00000004},
732 {0x00160000, 0x00000004},
733 {0x700ce000, 0x00000004},
734 {0x001400aa, 0x00000008},
735 {0x4000e000, 0000000000},
736 {0x02400000, 0x00000004},
737 {0x400ee000, 0x00000004},
738 {0x02400000, 0x00000004},
739 {0x4000e000, 0000000000},
740 {0x000c2000, 0x00000004},
741 {0x0240e51b, 0x00000004},
742 {0x0080e50a, 0x00000005},
743 {0x0080e50b, 0x00000005},
744 {0x00220000, 0x00000004},
745 {0x000700e4, 0x00000004},
746 {0x000000c1, 0x00000038},
747 {0x000c209a, 0x00000030},
748 {0x0880e5bd, 0x00000005},
749 {0x000c2099, 0x00000030},
750 {0x0800e5bb, 0x00000005},
751 {0x000c209a, 0x00000030},
752 {0x0880e5bc, 0x00000005},
753 {0x000000c4, 0x00000008},
754 {0x0080e5bd, 0x00000005},
755 {0x0000e5bb, 0x00000005},
756 {0x0080e5bc, 0x00000005},
757 {0x00210000, 0x00000004},
758 {0x02800000, 0x00000004},
759 {0x00c000c8, 0x00000018},
760 {0x4180e000, 0x00000040},
761 {0x000000ca, 0x00000024},
762 {0x01000000, 0x0000000c},
763 {0x0100e51d, 0x0000000c},
764 {0x000045bb, 0x00000004},
765 {0x000080c4, 0x00000008},
766 {0x0000f3ce, 0x00000004},
767 {0x0140a000, 0x00000004},
768 {0x00cc2000, 0x00000004},
769 {0x08c053cf, 0x00000040},
770 {0x00008000, 0000000000},
771 {0x0000f3d2, 0x00000004},
772 {0x0140a000, 0x00000004},
773 {0x00cc2000, 0x00000004},
774 {0x08c053d3, 0x00000040},
775 {0x00008000, 0000000000},
776 {0x0000f39d, 0x00000004},
777 {0x0140a000, 0x00000004},
778 {0x00cc2000, 0x00000004},
779 {0x08c0539e, 0x00000040},
780 {0x00008000, 0000000000},
781 {0x03c00830, 0x00000004},
782 {0x4200e000, 0000000000},
783 {0x0000a000, 0x00000004},
784 {0x200045e0, 0x00000004},
785 {0x0000e5e1, 0000000000},
786 {0x00000001, 0000000000},
787 {0x000700e1, 0x00000004},
788 {0x0800e394, 0000000000},
789 {0000000000, 0000000000},
790 {0000000000, 0000000000},
791 {0000000000, 0000000000},
792 {0000000000, 0000000000},
793 {0000000000, 0000000000},
794 {0000000000, 0000000000},
795 {0000000000, 0000000000},
796 {0000000000, 0000000000},
797 {0000000000, 0000000000},
798 {0000000000, 0000000000},
799 {0000000000, 0000000000},
800 {0000000000, 0000000000},
801 {0000000000, 0000000000},
802 {0000000000, 0000000000},
803 {0000000000, 0000000000},
804 {0000000000, 0000000000},
805 {0000000000, 0000000000},
806 {0000000000, 0000000000},
807 {0000000000, 0000000000},
808 {0000000000, 0000000000},
809 {0000000000, 0000000000},
810 {0000000000, 0000000000},
811 {0000000000, 0000000000},
812 {0000000000, 0000000000},
813 {0000000000, 0000000000},
814 {0000000000, 0000000000},
815 {0000000000, 0000000000},
816 {0000000000, 0000000000},
817 };
818
819 static int RADEON_READ_PLL(struct drm_device * dev, int addr)
820 {
821 drm_radeon_private_t *dev_priv = dev->dev_private;
822
823 RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, addr & 0x1f);
824 return RADEON_READ(RADEON_CLOCK_CNTL_DATA);
825 }
826
827 static int RADEON_READ_PCIE(drm_radeon_private_t *dev_priv, int addr)
828 {
829 RADEON_WRITE8(RADEON_PCIE_INDEX, addr & 0xff);
830 return RADEON_READ(RADEON_PCIE_DATA);
831 }
832
833 static u32 RADEON_READ_IGPGART(drm_radeon_private_t *dev_priv, int addr)
834 {
835 u32 ret;
836 RADEON_WRITE(RADEON_IGPGART_INDEX, addr & 0x7f);
837 ret = RADEON_READ(RADEON_IGPGART_DATA);
838 RADEON_WRITE(RADEON_IGPGART_INDEX, 0x7f);
839 return ret;
840 }
841
842 #if RADEON_FIFO_DEBUG
843 static void radeon_status(drm_radeon_private_t * dev_priv)
844 {
845 printk("%s:\n", __FUNCTION__);
846 printk("RBBM_STATUS = 0x%08x\n",
847 (unsigned int)RADEON_READ(RADEON_RBBM_STATUS));
848 printk("CP_RB_RTPR = 0x%08x\n",
849 (unsigned int)RADEON_READ(RADEON_CP_RB_RPTR));
850 printk("CP_RB_WTPR = 0x%08x\n",
851 (unsigned int)RADEON_READ(RADEON_CP_RB_WPTR));
852 printk("AIC_CNTL = 0x%08x\n",
853 (unsigned int)RADEON_READ(RADEON_AIC_CNTL));
854 printk("AIC_STAT = 0x%08x\n",
855 (unsigned int)RADEON_READ(RADEON_AIC_STAT));
856 printk("AIC_PT_BASE = 0x%08x\n",
857 (unsigned int)RADEON_READ(RADEON_AIC_PT_BASE));
858 printk("TLB_ADDR = 0x%08x\n",
859 (unsigned int)RADEON_READ(RADEON_AIC_TLB_ADDR));
860 printk("TLB_DATA = 0x%08x\n",
861 (unsigned int)RADEON_READ(RADEON_AIC_TLB_DATA));
862 }
863 #endif
864
865 /* ================================================================
866 * Engine, FIFO control
867 */
868
869 static int radeon_do_pixcache_flush(drm_radeon_private_t * dev_priv)
870 {
871 u32 tmp;
872 int i;
873
874 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
875
876 tmp = RADEON_READ(RADEON_RB3D_DSTCACHE_CTLSTAT);
877 tmp |= RADEON_RB3D_DC_FLUSH_ALL;
878 RADEON_WRITE(RADEON_RB3D_DSTCACHE_CTLSTAT, tmp);
879
880 for (i = 0; i < dev_priv->usec_timeout; i++) {
881 if (!(RADEON_READ(RADEON_RB3D_DSTCACHE_CTLSTAT)
882 & RADEON_RB3D_DC_BUSY)) {
883 return 0;
884 }
885 DRM_UDELAY(1);
886 }
887
888 #if RADEON_FIFO_DEBUG
889 DRM_ERROR("failed!\n");
890 radeon_status(dev_priv);
891 #endif
892 return -EBUSY;
893 }
894
895 static int radeon_do_wait_for_fifo(drm_radeon_private_t * dev_priv, int entries)
896 {
897 int i;
898
899 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
900
901 for (i = 0; i < dev_priv->usec_timeout; i++) {
902 int slots = (RADEON_READ(RADEON_RBBM_STATUS)
903 & RADEON_RBBM_FIFOCNT_MASK);
904 if (slots >= entries)
905 return 0;
906 DRM_UDELAY(1);
907 }
908
909 #if RADEON_FIFO_DEBUG
910 DRM_ERROR("failed!\n");
911 radeon_status(dev_priv);
912 #endif
913 return -EBUSY;
914 }
915
916 static int radeon_do_wait_for_idle(drm_radeon_private_t * dev_priv)
917 {
918 int i, ret;
919
920 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
921
922 ret = radeon_do_wait_for_fifo(dev_priv, 64);
923 if (ret)
924 return ret;
925
926 for (i = 0; i < dev_priv->usec_timeout; i++) {
927 if (!(RADEON_READ(RADEON_RBBM_STATUS)
928 & RADEON_RBBM_ACTIVE)) {
929 radeon_do_pixcache_flush(dev_priv);
930 return 0;
931 }
932 DRM_UDELAY(1);
933 }
934
935 #if RADEON_FIFO_DEBUG
936 DRM_ERROR("failed!\n");
937 radeon_status(dev_priv);
938 #endif
939 return -EBUSY;
940 }
941
942 /* ================================================================
943 * CP control, initialization
944 */
945
946 /* Load the microcode for the CP */
947 static void radeon_cp_load_microcode(drm_radeon_private_t * dev_priv)
948 {
949 int i;
950 DRM_DEBUG("\n");
951
952 radeon_do_wait_for_idle(dev_priv);
953
954 RADEON_WRITE(RADEON_CP_ME_RAM_ADDR, 0);
955
956 if (dev_priv->microcode_version == UCODE_R200) {
957 DRM_INFO("Loading R200 Microcode\n");
958 for (i = 0; i < 256; i++) {
959 RADEON_WRITE(RADEON_CP_ME_RAM_DATAH,
960 R200_cp_microcode[i][1]);
961 RADEON_WRITE(RADEON_CP_ME_RAM_DATAL,
962 R200_cp_microcode[i][0]);
963 }
964 } else if (dev_priv->microcode_version == UCODE_R300) {
965 DRM_INFO("Loading R300 Microcode\n");
966 for (i = 0; i < 256; i++) {
967 RADEON_WRITE(RADEON_CP_ME_RAM_DATAH,
968 R300_cp_microcode[i][1]);
969 RADEON_WRITE(RADEON_CP_ME_RAM_DATAL,
970 R300_cp_microcode[i][0]);
971 }
972 } else {
973 for (i = 0; i < 256; i++) {
974 RADEON_WRITE(RADEON_CP_ME_RAM_DATAH,
975 radeon_cp_microcode[i][1]);
976 RADEON_WRITE(RADEON_CP_ME_RAM_DATAL,
977 radeon_cp_microcode[i][0]);
978 }
979 }
980 }
981
982 /* Flush any pending commands to the CP. This should only be used just
983 * prior to a wait for idle, as it informs the engine that the command
984 * stream is ending.
985 */
986 static void radeon_do_cp_flush(drm_radeon_private_t * dev_priv)
987 {
988 DRM_DEBUG("\n");
989 #if 0
990 u32 tmp;
991
992 tmp = RADEON_READ(RADEON_CP_RB_WPTR) | (1 << 31);
993 RADEON_WRITE(RADEON_CP_RB_WPTR, tmp);
994 #endif
995 }
996
997 /* Wait for the CP to go idle.
998 */
999 int radeon_do_cp_idle(drm_radeon_private_t * dev_priv)
1000 {
1001 RING_LOCALS;
1002 DRM_DEBUG("\n");
1003
1004 BEGIN_RING(6);
1005
1006 RADEON_PURGE_CACHE();
1007 RADEON_PURGE_ZCACHE();
1008 RADEON_WAIT_UNTIL_IDLE();
1009
1010 ADVANCE_RING();
1011 COMMIT_RING();
1012
1013 return radeon_do_wait_for_idle(dev_priv);
1014 }
1015
1016 /* Start the Command Processor.
1017 */
1018 static void radeon_do_cp_start(drm_radeon_private_t * dev_priv)
1019 {
1020 RING_LOCALS;
1021 DRM_DEBUG("\n");
1022
1023 radeon_do_wait_for_idle(dev_priv);
1024
1025 RADEON_WRITE(RADEON_CP_CSQ_CNTL, dev_priv->cp_mode);
1026
1027 dev_priv->cp_running = 1;
1028
1029 BEGIN_RING(6);
1030
1031 RADEON_PURGE_CACHE();
1032 RADEON_PURGE_ZCACHE();
1033 RADEON_WAIT_UNTIL_IDLE();
1034
1035 ADVANCE_RING();
1036 COMMIT_RING();
1037 }
1038
1039 /* Reset the Command Processor. This will not flush any pending
1040 * commands, so you must wait for the CP command stream to complete
1041 * before calling this routine.
1042 */
1043 static void radeon_do_cp_reset(drm_radeon_private_t * dev_priv)
1044 {
1045 u32 cur_read_ptr;
1046 DRM_DEBUG("\n");
1047
1048 cur_read_ptr = RADEON_READ(RADEON_CP_RB_RPTR);
1049 RADEON_WRITE(RADEON_CP_RB_WPTR, cur_read_ptr);
1050 SET_RING_HEAD(dev_priv, cur_read_ptr);
1051 dev_priv->ring.tail = cur_read_ptr;
1052 }
1053
1054 /* Stop the Command Processor. This will not flush any pending
1055 * commands, so you must flush the command stream and wait for the CP
1056 * to go idle before calling this routine.
1057 */
1058 static void radeon_do_cp_stop(drm_radeon_private_t * dev_priv)
1059 {
1060 DRM_DEBUG("\n");
1061
1062 RADEON_WRITE(RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIDIS_INDDIS);
1063
1064 dev_priv->cp_running = 0;
1065 }
1066
1067 /* Reset the engine. This will stop the CP if it is running.
1068 */
1069 static int radeon_do_engine_reset(struct drm_device * dev)
1070 {
1071 drm_radeon_private_t *dev_priv = dev->dev_private;
1072 u32 clock_cntl_index, mclk_cntl, rbbm_soft_reset;
1073 DRM_DEBUG("\n");
1074
1075 radeon_do_pixcache_flush(dev_priv);
1076
1077 clock_cntl_index = RADEON_READ(RADEON_CLOCK_CNTL_INDEX);
1078 mclk_cntl = RADEON_READ_PLL(dev, RADEON_MCLK_CNTL);
1079
1080 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, (mclk_cntl |
1081 RADEON_FORCEON_MCLKA |
1082 RADEON_FORCEON_MCLKB |
1083 RADEON_FORCEON_YCLKA |
1084 RADEON_FORCEON_YCLKB |
1085 RADEON_FORCEON_MC |
1086 RADEON_FORCEON_AIC));
1087
1088 rbbm_soft_reset = RADEON_READ(RADEON_RBBM_SOFT_RESET);
1089
1090 RADEON_WRITE(RADEON_RBBM_SOFT_RESET, (rbbm_soft_reset |
1091 RADEON_SOFT_RESET_CP |
1092 RADEON_SOFT_RESET_HI |
1093 RADEON_SOFT_RESET_SE |
1094 RADEON_SOFT_RESET_RE |
1095 RADEON_SOFT_RESET_PP |
1096 RADEON_SOFT_RESET_E2 |
1097 RADEON_SOFT_RESET_RB));
1098 RADEON_READ(RADEON_RBBM_SOFT_RESET);
1099 RADEON_WRITE(RADEON_RBBM_SOFT_RESET, (rbbm_soft_reset &
1100 ~(RADEON_SOFT_RESET_CP |
1101 RADEON_SOFT_RESET_HI |
1102 RADEON_SOFT_RESET_SE |
1103 RADEON_SOFT_RESET_RE |
1104 RADEON_SOFT_RESET_PP |
1105 RADEON_SOFT_RESET_E2 |
1106 RADEON_SOFT_RESET_RB)));
1107 RADEON_READ(RADEON_RBBM_SOFT_RESET);
1108
1109 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, mclk_cntl);
1110 RADEON_WRITE(RADEON_CLOCK_CNTL_INDEX, clock_cntl_index);
1111 RADEON_WRITE(RADEON_RBBM_SOFT_RESET, rbbm_soft_reset);
1112
1113 /* Reset the CP ring */
1114 radeon_do_cp_reset(dev_priv);
1115
1116 /* The CP is no longer running after an engine reset */
1117 dev_priv->cp_running = 0;
1118
1119 /* Reset any pending vertex, indirect buffers */
1120 radeon_freelist_reset(dev);
1121
1122 return 0;
1123 }
1124
1125 static void radeon_cp_init_ring_buffer(struct drm_device * dev,
1126 drm_radeon_private_t * dev_priv)
1127 {
1128 u32 ring_start, cur_read_ptr;
1129 u32 tmp;
1130
1131 /* Initialize the memory controller. With new memory map, the fb location
1132 * is not changed, it should have been properly initialized already. Part
1133 * of the problem is that the code below is bogus, assuming the GART is
1134 * always appended to the fb which is not necessarily the case
1135 */
1136 if (!dev_priv->new_memmap)
1137 RADEON_WRITE(RADEON_MC_FB_LOCATION,
1138 ((dev_priv->gart_vm_start - 1) & 0xffff0000)
1139 | (dev_priv->fb_location >> 16));
1140
1141 #if __OS_HAS_AGP
1142 if (dev_priv->flags & RADEON_IS_AGP) {
1143 RADEON_WRITE(RADEON_AGP_BASE, (unsigned int)dev->agp->base);
1144 RADEON_WRITE(RADEON_MC_AGP_LOCATION,
1145 (((dev_priv->gart_vm_start - 1 +
1146 dev_priv->gart_size) & 0xffff0000) |
1147 (dev_priv->gart_vm_start >> 16)));
1148
1149 ring_start = (dev_priv->cp_ring->offset
1150 - dev->agp->base
1151 + dev_priv->gart_vm_start);
1152 } else
1153 #endif
1154 ring_start = (dev_priv->cp_ring->offset
1155 - (unsigned long)dev->sg->virtual
1156 + dev_priv->gart_vm_start);
1157
1158 RADEON_WRITE(RADEON_CP_RB_BASE, ring_start);
1159
1160 /* Set the write pointer delay */
1161 RADEON_WRITE(RADEON_CP_RB_WPTR_DELAY, 0);
1162
1163 /* Initialize the ring buffer's read and write pointers */
1164 cur_read_ptr = RADEON_READ(RADEON_CP_RB_RPTR);
1165 RADEON_WRITE(RADEON_CP_RB_WPTR, cur_read_ptr);
1166 SET_RING_HEAD(dev_priv, cur_read_ptr);
1167 dev_priv->ring.tail = cur_read_ptr;
1168
1169 #if __OS_HAS_AGP
1170 if (dev_priv->flags & RADEON_IS_AGP) {
1171 RADEON_WRITE(RADEON_CP_RB_RPTR_ADDR,
1172 dev_priv->ring_rptr->offset
1173 - dev->agp->base + dev_priv->gart_vm_start);
1174 } else
1175 #endif
1176 {
1177 struct drm_sg_mem *entry = dev->sg;
1178 unsigned long tmp_ofs, page_ofs;
1179
1180 tmp_ofs = dev_priv->ring_rptr->offset -
1181 (unsigned long)dev->sg->virtual;
1182 page_ofs = tmp_ofs >> PAGE_SHIFT;
1183
1184 RADEON_WRITE(RADEON_CP_RB_RPTR_ADDR, entry->busaddr[page_ofs]);
1185 DRM_DEBUG("ring rptr: offset=0x%08lx handle=0x%08lx\n",
1186 (unsigned long)entry->busaddr[page_ofs],
1187 entry->handle + tmp_ofs);
1188 }
1189
1190 /* Set ring buffer size */
1191 #ifdef __BIG_ENDIAN
1192 RADEON_WRITE(RADEON_CP_RB_CNTL,
1193 dev_priv->ring.size_l2qw | RADEON_BUF_SWAP_32BIT);
1194 #else
1195 RADEON_WRITE(RADEON_CP_RB_CNTL, dev_priv->ring.size_l2qw);
1196 #endif
1197
1198 /* Start with assuming that writeback doesn't work */
1199 dev_priv->writeback_works = 0;
1200
1201 /* Initialize the scratch register pointer. This will cause
1202 * the scratch register values to be written out to memory
1203 * whenever they are updated.
1204 *
1205 * We simply put this behind the ring read pointer, this works
1206 * with PCI GART as well as (whatever kind of) AGP GART
1207 */
1208 RADEON_WRITE(RADEON_SCRATCH_ADDR, RADEON_READ(RADEON_CP_RB_RPTR_ADDR)
1209 + RADEON_SCRATCH_REG_OFFSET);
1210
1211 dev_priv->scratch = ((__volatile__ u32 *)
1212 dev_priv->ring_rptr->handle +
1213 (RADEON_SCRATCH_REG_OFFSET / sizeof(u32)));
1214
1215 RADEON_WRITE(RADEON_SCRATCH_UMSK, 0x7);
1216
1217 /* Turn on bus mastering */
1218 tmp = RADEON_READ(RADEON_BUS_CNTL) & ~RADEON_BUS_MASTER_DIS;
1219 RADEON_WRITE(RADEON_BUS_CNTL, tmp);
1220
1221 dev_priv->sarea_priv->last_frame = dev_priv->scratch[0] = 0;
1222 RADEON_WRITE(RADEON_LAST_FRAME_REG, dev_priv->sarea_priv->last_frame);
1223
1224 dev_priv->sarea_priv->last_dispatch = dev_priv->scratch[1] = 0;
1225 RADEON_WRITE(RADEON_LAST_DISPATCH_REG,
1226 dev_priv->sarea_priv->last_dispatch);
1227
1228 dev_priv->sarea_priv->last_clear = dev_priv->scratch[2] = 0;
1229 RADEON_WRITE(RADEON_LAST_CLEAR_REG, dev_priv->sarea_priv->last_clear);
1230
1231 radeon_do_wait_for_idle(dev_priv);
1232
1233 /* Sync everything up */
1234 RADEON_WRITE(RADEON_ISYNC_CNTL,
1235 (RADEON_ISYNC_ANY2D_IDLE3D |
1236 RADEON_ISYNC_ANY3D_IDLE2D |
1237 RADEON_ISYNC_WAIT_IDLEGUI |
1238 RADEON_ISYNC_CPSCRATCH_IDLEGUI));
1239
1240 }
1241
1242 static void radeon_test_writeback(drm_radeon_private_t * dev_priv)
1243 {
1244 u32 tmp;
1245
1246 /* Writeback doesn't seem to work everywhere, test it here and possibly
1247 * enable it if it appears to work
1248 */
1249 DRM_WRITE32(dev_priv->ring_rptr, RADEON_SCRATCHOFF(1), 0);
1250 RADEON_WRITE(RADEON_SCRATCH_REG1, 0xdeadbeef);
1251
1252 for (tmp = 0; tmp < dev_priv->usec_timeout; tmp++) {
1253 if (DRM_READ32(dev_priv->ring_rptr, RADEON_SCRATCHOFF(1)) ==
1254 0xdeadbeef)
1255 break;
1256 DRM_UDELAY(1);
1257 }
1258
1259 if (tmp < dev_priv->usec_timeout) {
1260 dev_priv->writeback_works = 1;
1261 DRM_INFO("writeback test succeeded in %d usecs\n", tmp);
1262 } else {
1263 dev_priv->writeback_works = 0;
1264 DRM_INFO("writeback test failed\n");
1265 }
1266 if (radeon_no_wb == 1) {
1267 dev_priv->writeback_works = 0;
1268 DRM_INFO("writeback forced off\n");
1269 }
1270
1271 if (!dev_priv->writeback_works) {
1272 /* Disable writeback to avoid unnecessary bus master transfer */
1273 RADEON_WRITE(RADEON_CP_RB_CNTL, RADEON_READ(RADEON_CP_RB_CNTL) |
1274 RADEON_RB_NO_UPDATE);
1275 RADEON_WRITE(RADEON_SCRATCH_UMSK, 0);
1276 }
1277 }
1278
1279 /* Enable or disable IGP GART on the chip */
1280 static void radeon_set_igpgart(drm_radeon_private_t * dev_priv, int on)
1281 {
1282 u32 temp, tmp;
1283
1284 tmp = RADEON_READ(RADEON_AIC_CNTL);
1285 if (on) {
1286 DRM_DEBUG("programming igpgart %08X %08lX %08X\n",
1287 dev_priv->gart_vm_start,
1288 (long)dev_priv->gart_info.bus_addr,
1289 dev_priv->gart_size);
1290
1291 RADEON_WRITE_IGPGART(RADEON_IGPGART_UNK_18, 0x1000);
1292 RADEON_WRITE_IGPGART(RADEON_IGPGART_ENABLE, 0x1);
1293 RADEON_WRITE_IGPGART(RADEON_IGPGART_CTRL, 0x42040800);
1294 RADEON_WRITE_IGPGART(RADEON_IGPGART_BASE_ADDR,
1295 dev_priv->gart_info.bus_addr);
1296
1297 temp = RADEON_READ_IGPGART(dev_priv, RADEON_IGPGART_UNK_39);
1298 RADEON_WRITE_IGPGART(RADEON_IGPGART_UNK_39, temp);
1299
1300 RADEON_WRITE(RADEON_AGP_BASE, (unsigned int)dev_priv->gart_vm_start);
1301 dev_priv->gart_size = 32*1024*1024;
1302 RADEON_WRITE(RADEON_MC_AGP_LOCATION,
1303 (((dev_priv->gart_vm_start - 1 +
1304 dev_priv->gart_size) & 0xffff0000) |
1305 (dev_priv->gart_vm_start >> 16)));
1306
1307 temp = RADEON_READ_IGPGART(dev_priv, RADEON_IGPGART_ENABLE);
1308 RADEON_WRITE_IGPGART(RADEON_IGPGART_ENABLE, temp);
1309
1310 RADEON_READ_IGPGART(dev_priv, RADEON_IGPGART_FLUSH);
1311 RADEON_WRITE_IGPGART(RADEON_IGPGART_FLUSH, 0x1);
1312 RADEON_READ_IGPGART(dev_priv, RADEON_IGPGART_FLUSH);
1313 RADEON_WRITE_IGPGART(RADEON_IGPGART_FLUSH, 0x0);
1314 }
1315 }
1316
1317 static void radeon_set_pciegart(drm_radeon_private_t * dev_priv, int on)
1318 {
1319 u32 tmp = RADEON_READ_PCIE(dev_priv, RADEON_PCIE_TX_GART_CNTL);
1320 if (on) {
1321
1322 DRM_DEBUG("programming pcie %08X %08lX %08X\n",
1323 dev_priv->gart_vm_start,
1324 (long)dev_priv->gart_info.bus_addr,
1325 dev_priv->gart_size);
1326 RADEON_WRITE_PCIE(RADEON_PCIE_TX_DISCARD_RD_ADDR_LO,
1327 dev_priv->gart_vm_start);
1328 RADEON_WRITE_PCIE(RADEON_PCIE_TX_GART_BASE,
1329 dev_priv->gart_info.bus_addr);
1330 RADEON_WRITE_PCIE(RADEON_PCIE_TX_GART_START_LO,
1331 dev_priv->gart_vm_start);
1332 RADEON_WRITE_PCIE(RADEON_PCIE_TX_GART_END_LO,
1333 dev_priv->gart_vm_start +
1334 dev_priv->gart_size - 1);
1335
1336 RADEON_WRITE(RADEON_MC_AGP_LOCATION, 0xffffffc0); /* ?? */
1337
1338 RADEON_WRITE_PCIE(RADEON_PCIE_TX_GART_CNTL,
1339 RADEON_PCIE_TX_GART_EN);
1340 } else {
1341 RADEON_WRITE_PCIE(RADEON_PCIE_TX_GART_CNTL,
1342 tmp & ~RADEON_PCIE_TX_GART_EN);
1343 }
1344 }
1345
1346 /* Enable or disable PCI GART on the chip */
1347 static void radeon_set_pcigart(drm_radeon_private_t * dev_priv, int on)
1348 {
1349 u32 tmp;
1350
1351 if (dev_priv->flags & RADEON_IS_IGPGART) {
1352 radeon_set_igpgart(dev_priv, on);
1353 return;
1354 }
1355
1356 if (dev_priv->flags & RADEON_IS_PCIE) {
1357 radeon_set_pciegart(dev_priv, on);
1358 return;
1359 }
1360
1361 tmp = RADEON_READ(RADEON_AIC_CNTL);
1362
1363 if (on) {
1364 RADEON_WRITE(RADEON_AIC_CNTL,
1365 tmp | RADEON_PCIGART_TRANSLATE_EN);
1366
1367 /* set PCI GART page-table base address
1368 */
1369 RADEON_WRITE(RADEON_AIC_PT_BASE, dev_priv->gart_info.bus_addr);
1370
1371 /* set address range for PCI address translate
1372 */
1373 RADEON_WRITE(RADEON_AIC_LO_ADDR, dev_priv->gart_vm_start);
1374 RADEON_WRITE(RADEON_AIC_HI_ADDR, dev_priv->gart_vm_start
1375 + dev_priv->gart_size - 1);
1376
1377 /* Turn off AGP aperture -- is this required for PCI GART?
1378 */
1379 RADEON_WRITE(RADEON_MC_AGP_LOCATION, 0xffffffc0); /* ?? */
1380 RADEON_WRITE(RADEON_AGP_COMMAND, 0); /* clear AGP_COMMAND */
1381 } else {
1382 RADEON_WRITE(RADEON_AIC_CNTL,
1383 tmp & ~RADEON_PCIGART_TRANSLATE_EN);
1384 }
1385 }
1386
1387 static int radeon_do_init_cp(struct drm_device * dev, drm_radeon_init_t * init)
1388 {
1389 drm_radeon_private_t *dev_priv = dev->dev_private;
1390
1391 DRM_DEBUG("\n");
1392
1393 /* if we require new memory map but we don't have it fail */
1394 if ((dev_priv->flags & RADEON_NEW_MEMMAP) && !dev_priv->new_memmap) {
1395 DRM_ERROR("Cannot initialise DRM on this card\nThis card requires a new X.org DDX for 3D\n");
1396 radeon_do_cleanup_cp(dev);
1397 return -EINVAL;
1398 }
1399
1400 if (init->is_pci && (dev_priv->flags & RADEON_IS_AGP)) {
1401 DRM_DEBUG("Forcing AGP card to PCI mode\n");
1402 dev_priv->flags &= ~RADEON_IS_AGP;
1403 } else if (!(dev_priv->flags & (RADEON_IS_AGP | RADEON_IS_PCI | RADEON_IS_PCIE))
1404 && !init->is_pci) {
1405 DRM_DEBUG("Restoring AGP flag\n");
1406 dev_priv->flags |= RADEON_IS_AGP;
1407 }
1408
1409 if ((!(dev_priv->flags & RADEON_IS_AGP)) && !dev->sg) {
1410 DRM_ERROR("PCI GART memory not allocated!\n");
1411 radeon_do_cleanup_cp(dev);
1412 return -EINVAL;
1413 }
1414
1415 dev_priv->usec_timeout = init->usec_timeout;
1416 if (dev_priv->usec_timeout < 1 ||
1417 dev_priv->usec_timeout > RADEON_MAX_USEC_TIMEOUT) {
1418 DRM_DEBUG("TIMEOUT problem!\n");
1419 radeon_do_cleanup_cp(dev);
1420 return -EINVAL;
1421 }
1422
1423 /* Enable vblank on CRTC1 for older X servers
1424 */
1425 dev_priv->vblank_crtc = DRM_RADEON_VBLANK_CRTC1;
1426
1427 switch(init->func) {
1428 case RADEON_INIT_R200_CP:
1429 dev_priv->microcode_version = UCODE_R200;
1430 break;
1431 case RADEON_INIT_R300_CP:
1432 dev_priv->microcode_version = UCODE_R300;
1433 break;
1434 default:
1435 dev_priv->microcode_version = UCODE_R100;
1436 }
1437
1438 dev_priv->do_boxes = 0;
1439 dev_priv->cp_mode = init->cp_mode;
1440
1441 /* We don't support anything other than bus-mastering ring mode,
1442 * but the ring can be in either AGP or PCI space for the ring
1443 * read pointer.
1444 */
1445 if ((init->cp_mode != RADEON_CSQ_PRIBM_INDDIS) &&
1446 (init->cp_mode != RADEON_CSQ_PRIBM_INDBM)) {
1447 DRM_DEBUG("BAD cp_mode (%x)!\n", init->cp_mode);
1448 radeon_do_cleanup_cp(dev);
1449 return -EINVAL;
1450 }
1451
1452 switch (init->fb_bpp) {
1453 case 16:
1454 dev_priv->color_fmt = RADEON_COLOR_FORMAT_RGB565;
1455 break;
1456 case 32:
1457 default:
1458 dev_priv->color_fmt = RADEON_COLOR_FORMAT_ARGB8888;
1459 break;
1460 }
1461 dev_priv->front_offset = init->front_offset;
1462 dev_priv->front_pitch = init->front_pitch;
1463 dev_priv->back_offset = init->back_offset;
1464 dev_priv->back_pitch = init->back_pitch;
1465
1466 switch (init->depth_bpp) {
1467 case 16:
1468 dev_priv->depth_fmt = RADEON_DEPTH_FORMAT_16BIT_INT_Z;
1469 break;
1470 case 32:
1471 default:
1472 dev_priv->depth_fmt = RADEON_DEPTH_FORMAT_24BIT_INT_Z;
1473 break;
1474 }
1475 dev_priv->depth_offset = init->depth_offset;
1476 dev_priv->depth_pitch = init->depth_pitch;
1477
1478 /* Hardware state for depth clears. Remove this if/when we no
1479 * longer clear the depth buffer with a 3D rectangle. Hard-code
1480 * all values to prevent unwanted 3D state from slipping through
1481 * and screwing with the clear operation.
1482 */
1483 dev_priv->depth_clear.rb3d_cntl = (RADEON_PLANE_MASK_ENABLE |
1484 (dev_priv->color_fmt << 10) |
1485 (dev_priv->microcode_version ==
1486 UCODE_R100 ? RADEON_ZBLOCK16 : 0));
1487
1488 dev_priv->depth_clear.rb3d_zstencilcntl =
1489 (dev_priv->depth_fmt |
1490 RADEON_Z_TEST_ALWAYS |
1491 RADEON_STENCIL_TEST_ALWAYS |
1492 RADEON_STENCIL_S_FAIL_REPLACE |
1493 RADEON_STENCIL_ZPASS_REPLACE |
1494 RADEON_STENCIL_ZFAIL_REPLACE | RADEON_Z_WRITE_ENABLE);
1495
1496 dev_priv->depth_clear.se_cntl = (RADEON_FFACE_CULL_CW |
1497 RADEON_BFACE_SOLID |
1498 RADEON_FFACE_SOLID |
1499 RADEON_FLAT_SHADE_VTX_LAST |
1500 RADEON_DIFFUSE_SHADE_FLAT |
1501 RADEON_ALPHA_SHADE_FLAT |
1502 RADEON_SPECULAR_SHADE_FLAT |
1503 RADEON_FOG_SHADE_FLAT |
1504 RADEON_VTX_PIX_CENTER_OGL |
1505 RADEON_ROUND_MODE_TRUNC |
1506 RADEON_ROUND_PREC_8TH_PIX);
1507
1508
1509 dev_priv->ring_offset = init->ring_offset;
1510 dev_priv->ring_rptr_offset = init->ring_rptr_offset;
1511 dev_priv->buffers_offset = init->buffers_offset;
1512 dev_priv->gart_textures_offset = init->gart_textures_offset;
1513
1514 dev_priv->sarea = drm_getsarea(dev);
1515 if (!dev_priv->sarea) {
1516 DRM_ERROR("could not find sarea!\n");
1517 radeon_do_cleanup_cp(dev);
1518 return -EINVAL;
1519 }
1520
1521 dev_priv->cp_ring = drm_core_findmap(dev, init->ring_offset);
1522 if (!dev_priv->cp_ring) {
1523 DRM_ERROR("could not find cp ring region!\n");
1524 radeon_do_cleanup_cp(dev);
1525 return -EINVAL;
1526 }
1527 dev_priv->ring_rptr = drm_core_findmap(dev, init->ring_rptr_offset);
1528 if (!dev_priv->ring_rptr) {
1529 DRM_ERROR("could not find ring read pointer!\n");
1530 radeon_do_cleanup_cp(dev);
1531 return -EINVAL;
1532 }
1533 dev->agp_buffer_token = init->buffers_offset;
1534 dev->agp_buffer_map = drm_core_findmap(dev, init->buffers_offset);
1535 if (!dev->agp_buffer_map) {
1536 DRM_ERROR("could not find dma buffer region!\n");
1537 radeon_do_cleanup_cp(dev);
1538 return -EINVAL;
1539 }
1540
1541 if (init->gart_textures_offset) {
1542 dev_priv->gart_textures =
1543 drm_core_findmap(dev, init->gart_textures_offset);
1544 if (!dev_priv->gart_textures) {
1545 DRM_ERROR("could not find GART texture region!\n");
1546 radeon_do_cleanup_cp(dev);
1547 return -EINVAL;
1548 }
1549 }
1550
1551 dev_priv->sarea_priv =
1552 (drm_radeon_sarea_t *) ((u8 *) dev_priv->sarea->handle +
1553 init->sarea_priv_offset);
1554
1555 #if __OS_HAS_AGP
1556 if (dev_priv->flags & RADEON_IS_AGP) {
1557 drm_core_ioremap(dev_priv->cp_ring, dev);
1558 drm_core_ioremap(dev_priv->ring_rptr, dev);
1559 drm_core_ioremap(dev->agp_buffer_map, dev);
1560 if (!dev_priv->cp_ring->handle ||
1561 !dev_priv->ring_rptr->handle ||
1562 !dev->agp_buffer_map->handle) {
1563 DRM_ERROR("could not find ioremap agp regions!\n");
1564 radeon_do_cleanup_cp(dev);
1565 return -EINVAL;
1566 }
1567 } else
1568 #endif
1569 {
1570 dev_priv->cp_ring->handle = (void *)dev_priv->cp_ring->offset;
1571 dev_priv->ring_rptr->handle =
1572 (void *)dev_priv->ring_rptr->offset;
1573 dev->agp_buffer_map->handle =
1574 (void *)dev->agp_buffer_map->offset;
1575
1576 DRM_DEBUG("dev_priv->cp_ring->handle %p\n",
1577 dev_priv->cp_ring->handle);
1578 DRM_DEBUG("dev_priv->ring_rptr->handle %p\n",
1579 dev_priv->ring_rptr->handle);
1580 DRM_DEBUG("dev->agp_buffer_map->handle %p\n",
1581 dev->agp_buffer_map->handle);
1582 }
1583
1584 dev_priv->fb_location = (RADEON_READ(RADEON_MC_FB_LOCATION)
1585 & 0xffff) << 16;
1586 dev_priv->fb_size =
1587 ((RADEON_READ(RADEON_MC_FB_LOCATION) & 0xffff0000u) + 0x10000)
1588 - dev_priv->fb_location;
1589
1590 dev_priv->front_pitch_offset = (((dev_priv->front_pitch / 64) << 22) |
1591 ((dev_priv->front_offset
1592 + dev_priv->fb_location) >> 10));
1593
1594 dev_priv->back_pitch_offset = (((dev_priv->back_pitch / 64) << 22) |
1595 ((dev_priv->back_offset
1596 + dev_priv->fb_location) >> 10));
1597
1598 dev_priv->depth_pitch_offset = (((dev_priv->depth_pitch / 64) << 22) |
1599 ((dev_priv->depth_offset
1600 + dev_priv->fb_location) >> 10));
1601
1602 dev_priv->gart_size = init->gart_size;
1603
1604 /* New let's set the memory map ... */
1605 if (dev_priv->new_memmap) {
1606 u32 base = 0;
1607
1608 DRM_INFO("Setting GART location based on new memory map\n");
1609
1610 /* If using AGP, try to locate the AGP aperture at the same
1611 * location in the card and on the bus, though we have to
1612 * align it down.
1613 */
1614 #if __OS_HAS_AGP
1615 if (dev_priv->flags & RADEON_IS_AGP) {
1616 base = dev->agp->base;
1617 /* Check if valid */
1618 if ((base + dev_priv->gart_size - 1) >= dev_priv->fb_location &&
1619 base < (dev_priv->fb_location + dev_priv->fb_size - 1)) {
1620 DRM_INFO("Can't use AGP base @0x%08lx, won't fit\n",
1621 dev->agp->base);
1622 base = 0;
1623 }
1624 }
1625 #endif
1626 /* If not or if AGP is at 0 (Macs), try to put it elsewhere */
1627 if (base == 0) {
1628 base = dev_priv->fb_location + dev_priv->fb_size;
1629 if (base < dev_priv->fb_location ||
1630 ((base + dev_priv->gart_size) & 0xfffffffful) < base)
1631 base = dev_priv->fb_location
1632 - dev_priv->gart_size;
1633 }
1634 dev_priv->gart_vm_start = base & 0xffc00000u;
1635 if (dev_priv->gart_vm_start != base)
1636 DRM_INFO("GART aligned down from 0x%08x to 0x%08x\n",
1637 base, dev_priv->gart_vm_start);
1638 } else {
1639 DRM_INFO("Setting GART location based on old memory map\n");
1640 dev_priv->gart_vm_start = dev_priv->fb_location +
1641 RADEON_READ(RADEON_CONFIG_APER_SIZE);
1642 }
1643
1644 #if __OS_HAS_AGP
1645 if (dev_priv->flags & RADEON_IS_AGP)
1646 dev_priv->gart_buffers_offset = (dev->agp_buffer_map->offset
1647 - dev->agp->base
1648 + dev_priv->gart_vm_start);
1649 else
1650 #endif
1651 dev_priv->gart_buffers_offset = (dev->agp_buffer_map->offset
1652 - (unsigned long)dev->sg->virtual
1653 + dev_priv->gart_vm_start);
1654
1655 DRM_DEBUG("dev_priv->gart_size %d\n", dev_priv->gart_size);
1656 DRM_DEBUG("dev_priv->gart_vm_start 0x%x\n", dev_priv->gart_vm_start);
1657 DRM_DEBUG("dev_priv->gart_buffers_offset 0x%lx\n",
1658 dev_priv->gart_buffers_offset);
1659
1660 dev_priv->ring.start = (u32 *) dev_priv->cp_ring->handle;
1661 dev_priv->ring.end = ((u32 *) dev_priv->cp_ring->handle
1662 + init->ring_size / sizeof(u32));
1663 dev_priv->ring.size = init->ring_size;
1664 dev_priv->ring.size_l2qw = drm_order(init->ring_size / 8);
1665
1666 dev_priv->ring.tail_mask = (dev_priv->ring.size / sizeof(u32)) - 1;
1667
1668 dev_priv->ring.high_mark = RADEON_RING_HIGH_MARK;
1669
1670 #if __OS_HAS_AGP
1671 if (dev_priv->flags & RADEON_IS_AGP) {
1672 /* Turn off PCI GART */
1673 radeon_set_pcigart(dev_priv, 0);
1674 } else
1675 #endif
1676 {
1677 /* if we have an offset set from userspace */
1678 if (dev_priv->pcigart_offset_set) {
1679 dev_priv->gart_info.bus_addr =
1680 dev_priv->pcigart_offset + dev_priv->fb_location;
1681 dev_priv->gart_info.mapping.offset =
1682 dev_priv->gart_info.bus_addr;
1683 dev_priv->gart_info.mapping.size =
1684 dev_priv->gart_info.table_size;
1685
1686 drm_core_ioremap(&dev_priv->gart_info.mapping, dev);
1687 dev_priv->gart_info.addr =
1688 dev_priv->gart_info.mapping.handle;
1689
1690 if (dev_priv->flags & RADEON_IS_PCIE)
1691 dev_priv->gart_info.gart_reg_if = DRM_ATI_GART_PCIE;
1692 else
1693 dev_priv->gart_info.gart_reg_if = DRM_ATI_GART_PCI;
1694 dev_priv->gart_info.gart_table_location =
1695 DRM_ATI_GART_FB;
1696
1697 DRM_DEBUG("Setting phys_pci_gart to %p %08lX\n",
1698 dev_priv->gart_info.addr,
1699 dev_priv->pcigart_offset);
1700 } else {
1701 if (dev_priv->flags & RADEON_IS_IGPGART)
1702 dev_priv->gart_info.gart_reg_if = DRM_ATI_GART_IGP;
1703 else
1704 dev_priv->gart_info.gart_reg_if = DRM_ATI_GART_PCI;
1705 dev_priv->gart_info.gart_table_location =
1706 DRM_ATI_GART_MAIN;
1707 dev_priv->gart_info.addr = NULL;
1708 dev_priv->gart_info.bus_addr = 0;
1709 if (dev_priv->flags & RADEON_IS_PCIE) {
1710 DRM_ERROR
1711 ("Cannot use PCI Express without GART in FB memory\n");
1712 radeon_do_cleanup_cp(dev);
1713 return -EINVAL;
1714 }
1715 }
1716
1717 if (!drm_ati_pcigart_init(dev, &dev_priv->gart_info)) {
1718 DRM_ERROR("failed to init PCI GART!\n");
1719 radeon_do_cleanup_cp(dev);
1720 return -ENOMEM;
1721 }
1722
1723 /* Turn on PCI GART */
1724 radeon_set_pcigart(dev_priv, 1);
1725 }
1726
1727 radeon_cp_load_microcode(dev_priv);
1728 radeon_cp_init_ring_buffer(dev, dev_priv);
1729
1730 dev_priv->last_buf = 0;
1731
1732 radeon_do_engine_reset(dev);
1733 radeon_test_writeback(dev_priv);
1734
1735 return 0;
1736 }
1737
1738 static int radeon_do_cleanup_cp(struct drm_device * dev)
1739 {
1740 drm_radeon_private_t *dev_priv = dev->dev_private;
1741 DRM_DEBUG("\n");
1742
1743 /* Make sure interrupts are disabled here because the uninstall ioctl
1744 * may not have been called from userspace and after dev_private
1745 * is freed, it's too late.
1746 */
1747 if (dev->irq_enabled)
1748 drm_irq_uninstall(dev);
1749
1750 #if __OS_HAS_AGP
1751 if (dev_priv->flags & RADEON_IS_AGP) {
1752 if (dev_priv->cp_ring != NULL) {
1753 drm_core_ioremapfree(dev_priv->cp_ring, dev);
1754 dev_priv->cp_ring = NULL;
1755 }
1756 if (dev_priv->ring_rptr != NULL) {
1757 drm_core_ioremapfree(dev_priv->ring_rptr, dev);
1758 dev_priv->ring_rptr = NULL;
1759 }
1760 if (dev->agp_buffer_map != NULL) {
1761 drm_core_ioremapfree(dev->agp_buffer_map, dev);
1762 dev->agp_buffer_map = NULL;
1763 }
1764 } else
1765 #endif
1766 {
1767
1768 if (dev_priv->gart_info.bus_addr) {
1769 /* Turn off PCI GART */
1770 radeon_set_pcigart(dev_priv, 0);
1771 if (!drm_ati_pcigart_cleanup(dev, &dev_priv->gart_info))
1772 DRM_ERROR("failed to cleanup PCI GART!\n");
1773 }
1774
1775 if (dev_priv->gart_info.gart_table_location == DRM_ATI_GART_FB)
1776 {
1777 drm_core_ioremapfree(&dev_priv->gart_info.mapping, dev);
1778 dev_priv->gart_info.addr = 0;
1779 }
1780 }
1781 /* only clear to the start of flags */
1782 memset(dev_priv, 0, offsetof(drm_radeon_private_t, flags));
1783
1784 return 0;
1785 }
1786
1787 /* This code will reinit the Radeon CP hardware after a resume from disc.
1788 * AFAIK, it would be very difficult to pickle the state at suspend time, so
1789 * here we make sure that all Radeon hardware initialisation is re-done without
1790 * affecting running applications.
1791 *
1792 * Charl P. Botha <http://cpbotha.net>
1793 */
1794 static int radeon_do_resume_cp(struct drm_device * dev)
1795 {
1796 drm_radeon_private_t *dev_priv = dev->dev_private;
1797
1798 if (!dev_priv) {
1799 DRM_ERROR("Called with no initialization\n");
1800 return -EINVAL;
1801 }
1802
1803 DRM_DEBUG("Starting radeon_do_resume_cp()\n");
1804
1805 #if __OS_HAS_AGP
1806 if (dev_priv->flags & RADEON_IS_AGP) {
1807 /* Turn off PCI GART */
1808 radeon_set_pcigart(dev_priv, 0);
1809 } else
1810 #endif
1811 {
1812 /* Turn on PCI GART */
1813 radeon_set_pcigart(dev_priv, 1);
1814 }
1815
1816 radeon_cp_load_microcode(dev_priv);
1817 radeon_cp_init_ring_buffer(dev, dev_priv);
1818
1819 radeon_do_engine_reset(dev);
1820
1821 DRM_DEBUG("radeon_do_resume_cp() complete\n");
1822
1823 return 0;
1824 }
1825
1826 int radeon_cp_init(DRM_IOCTL_ARGS)
1827 {
1828 DRM_DEVICE;
1829 drm_radeon_init_t init;
1830
1831 LOCK_TEST_WITH_RETURN(dev, filp);
1832
1833 DRM_COPY_FROM_USER_IOCTL(init, (drm_radeon_init_t __user *) data,
1834 sizeof(init));
1835
1836 if (init.func == RADEON_INIT_R300_CP)
1837 r300_init_reg_flags();
1838
1839 switch (init.func) {
1840 case RADEON_INIT_CP:
1841 case RADEON_INIT_R200_CP:
1842 case RADEON_INIT_R300_CP:
1843 return radeon_do_init_cp(dev, &init);
1844 case RADEON_CLEANUP_CP:
1845 return radeon_do_cleanup_cp(dev);
1846 }
1847
1848 return -EINVAL;
1849 }
1850
1851 int radeon_cp_start(DRM_IOCTL_ARGS)
1852 {
1853 DRM_DEVICE;
1854 drm_radeon_private_t *dev_priv = dev->dev_private;
1855 DRM_DEBUG("\n");
1856
1857 LOCK_TEST_WITH_RETURN(dev, filp);
1858
1859 if (dev_priv->cp_running) {
1860 DRM_DEBUG("%s while CP running\n", __FUNCTION__);
1861 return 0;
1862 }
1863 if (dev_priv->cp_mode == RADEON_CSQ_PRIDIS_INDDIS) {
1864 DRM_DEBUG("%s called with bogus CP mode (%d)\n",
1865 __FUNCTION__, dev_priv->cp_mode);
1866 return 0;
1867 }
1868
1869 radeon_do_cp_start(dev_priv);
1870
1871 return 0;
1872 }
1873
1874 /* Stop the CP. The engine must have been idled before calling this
1875 * routine.
1876 */
1877 int radeon_cp_stop(DRM_IOCTL_ARGS)
1878 {
1879 DRM_DEVICE;
1880 drm_radeon_private_t *dev_priv = dev->dev_private;
1881 drm_radeon_cp_stop_t stop;
1882 int ret;
1883 DRM_DEBUG("\n");
1884
1885 LOCK_TEST_WITH_RETURN(dev, filp);
1886
1887 DRM_COPY_FROM_USER_IOCTL(stop, (drm_radeon_cp_stop_t __user *) data,
1888 sizeof(stop));
1889
1890 if (!dev_priv->cp_running)
1891 return 0;
1892
1893 /* Flush any pending CP commands. This ensures any outstanding
1894 * commands are exectuted by the engine before we turn it off.
1895 */
1896 if (stop.flush) {
1897 radeon_do_cp_flush(dev_priv);
1898 }
1899
1900 /* If we fail to make the engine go idle, we return an error
1901 * code so that the DRM ioctl wrapper can try again.
1902 */
1903 if (stop.idle) {
1904 ret = radeon_do_cp_idle(dev_priv);
1905 if (ret)
1906 return ret;
1907 }
1908
1909 /* Finally, we can turn off the CP. If the engine isn't idle,
1910 * we will get some dropped triangles as they won't be fully
1911 * rendered before the CP is shut down.
1912 */
1913 radeon_do_cp_stop(dev_priv);
1914
1915 /* Reset the engine */
1916 radeon_do_engine_reset(dev);
1917
1918 return 0;
1919 }
1920
1921 void radeon_do_release(struct drm_device * dev)
1922 {
1923 drm_radeon_private_t *dev_priv = dev->dev_private;
1924 int i, ret;
1925
1926 if (dev_priv) {
1927 if (dev_priv->cp_running) {
1928 /* Stop the cp */
1929 while ((ret = radeon_do_cp_idle(dev_priv)) != 0) {
1930 DRM_DEBUG("radeon_do_cp_idle %d\n", ret);
1931 #ifdef __linux__
1932 schedule();
1933 #else
1934 tsleep(&ret, PZERO, "rdnrel", 1);
1935 #endif
1936 }
1937 radeon_do_cp_stop(dev_priv);
1938 radeon_do_engine_reset(dev);
1939 }
1940
1941 /* Disable *all* interrupts */
1942 if (dev_priv->mmio) /* remove this after permanent addmaps */
1943 RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
1944
1945 if (dev_priv->mmio) { /* remove all surfaces */
1946 for (i = 0; i < RADEON_MAX_SURFACES; i++) {
1947 RADEON_WRITE(RADEON_SURFACE0_INFO + 16 * i, 0);
1948 RADEON_WRITE(RADEON_SURFACE0_LOWER_BOUND +
1949 16 * i, 0);
1950 RADEON_WRITE(RADEON_SURFACE0_UPPER_BOUND +
1951 16 * i, 0);
1952 }
1953 }
1954
1955 /* Free memory heap structures */
1956 radeon_mem_takedown(&(dev_priv->gart_heap));
1957 radeon_mem_takedown(&(dev_priv->fb_heap));
1958
1959 /* deallocate kernel resources */
1960 radeon_do_cleanup_cp(dev);
1961 }
1962 }
1963
1964 /* Just reset the CP ring. Called as part of an X Server engine reset.
1965 */
1966 int radeon_cp_reset(DRM_IOCTL_ARGS)
1967 {
1968 DRM_DEVICE;
1969 drm_radeon_private_t *dev_priv = dev->dev_private;
1970 DRM_DEBUG("\n");
1971
1972 LOCK_TEST_WITH_RETURN(dev, filp);
1973
1974 if (!dev_priv) {
1975 DRM_DEBUG("%s called before init done\n", __FUNCTION__);
1976 return -EINVAL;
1977 }
1978
1979 radeon_do_cp_reset(dev_priv);
1980
1981 /* The CP is no longer running after an engine reset */
1982 dev_priv->cp_running = 0;
1983
1984 return 0;
1985 }
1986
1987 int radeon_cp_idle(DRM_IOCTL_ARGS)
1988 {
1989 DRM_DEVICE;
1990 drm_radeon_private_t *dev_priv = dev->dev_private;
1991 DRM_DEBUG("\n");
1992
1993 LOCK_TEST_WITH_RETURN(dev, filp);
1994
1995 return radeon_do_cp_idle(dev_priv);
1996 }
1997
1998 /* Added by Charl P. Botha to call radeon_do_resume_cp().
1999 */
2000 int radeon_cp_resume(DRM_IOCTL_ARGS)
2001 {
2002 DRM_DEVICE;
2003
2004 return radeon_do_resume_cp(dev);
2005 }
2006
2007 int radeon_engine_reset(DRM_IOCTL_ARGS)
2008 {
2009 DRM_DEVICE;
2010 DRM_DEBUG("\n");
2011
2012 LOCK_TEST_WITH_RETURN(dev, filp);
2013
2014 return radeon_do_engine_reset(dev);
2015 }
2016
2017 /* ================================================================
2018 * Fullscreen mode
2019 */
2020
2021 /* KW: Deprecated to say the least:
2022 */
2023 int radeon_fullscreen(DRM_IOCTL_ARGS)
2024 {
2025 return 0;
2026 }
2027
2028 /* ================================================================
2029 * Freelist management
2030 */
2031
2032 /* Original comment: FIXME: ROTATE_BUFS is a hack to cycle through
2033 * bufs until freelist code is used. Note this hides a problem with
2034 * the scratch register * (used to keep track of last buffer
2035 * completed) being written to before * the last buffer has actually
2036 * completed rendering.
2037 *
2038 * KW: It's also a good way to find free buffers quickly.
2039 *
2040 * KW: Ideally this loop wouldn't exist, and freelist_get wouldn't
2041 * sleep. However, bugs in older versions of radeon_accel.c mean that
2042 * we essentially have to do this, else old clients will break.
2043 *
2044 * However, it does leave open a potential deadlock where all the
2045 * buffers are held by other clients, which can't release them because
2046 * they can't get the lock.
2047 */
2048
2049 struct drm_buf *radeon_freelist_get(struct drm_device * dev)
2050 {
2051 struct drm_device_dma *dma = dev->dma;
2052 drm_radeon_private_t *dev_priv = dev->dev_private;
2053 drm_radeon_buf_priv_t *buf_priv;
2054 struct drm_buf *buf;
2055 int i, t;
2056 int start;
2057
2058 if (++dev_priv->last_buf >= dma->buf_count)
2059 dev_priv->last_buf = 0;
2060
2061 start = dev_priv->last_buf;
2062
2063 for (t = 0; t < dev_priv->usec_timeout; t++) {
2064 u32 done_age = GET_SCRATCH(1);
2065 DRM_DEBUG("done_age = %d\n", done_age);
2066 for (i = start; i < dma->buf_count; i++) {
2067 buf = dma->buflist[i];
2068 buf_priv = buf->dev_private;
2069 if (buf->filp == 0 || (buf->pending &&
2070 buf_priv->age <= done_age)) {
2071 dev_priv->stats.requested_bufs++;
2072 buf->pending = 0;
2073 return buf;
2074 }
2075 start = 0;
2076 }
2077
2078 if (t) {
2079 DRM_UDELAY(1);
2080 dev_priv->stats.freelist_loops++;
2081 }
2082 }
2083
2084 DRM_DEBUG("returning NULL!\n");
2085 return NULL;
2086 }
2087
2088 #if 0
2089 struct drm_buf *radeon_freelist_get(struct drm_device * dev)
2090 {
2091 struct drm_device_dma *dma = dev->dma;
2092 drm_radeon_private_t *dev_priv = dev->dev_private;
2093 drm_radeon_buf_priv_t *buf_priv;
2094 struct drm_buf *buf;
2095 int i, t;
2096 int start;
2097 u32 done_age = DRM_READ32(dev_priv->ring_rptr, RADEON_SCRATCHOFF(1));
2098
2099 if (++dev_priv->last_buf >= dma->buf_count)
2100 dev_priv->last_buf = 0;
2101
2102 start = dev_priv->last_buf;
2103 dev_priv->stats.freelist_loops++;
2104
2105 for (t = 0; t < 2; t++) {
2106 for (i = start; i < dma->buf_count; i++) {
2107 buf = dma->buflist[i];
2108 buf_priv = buf->dev_private;
2109 if (buf->filp == 0 || (buf->pending &&
2110 buf_priv->age <= done_age)) {
2111 dev_priv->stats.requested_bufs++;
2112 buf->pending = 0;
2113 return buf;
2114 }
2115 }
2116 start = 0;
2117 }
2118
2119 return NULL;
2120 }
2121 #endif
2122
2123 void radeon_freelist_reset(struct drm_device * dev)
2124 {
2125 struct drm_device_dma *dma = dev->dma;
2126 drm_radeon_private_t *dev_priv = dev->dev_private;
2127 int i;
2128
2129 dev_priv->last_buf = 0;
2130 for (i = 0; i < dma->buf_count; i++) {
2131 struct drm_buf *buf = dma->buflist[i];
2132 drm_radeon_buf_priv_t *buf_priv = buf->dev_private;
2133 buf_priv->age = 0;
2134 }
2135 }
2136
2137 /* ================================================================
2138 * CP command submission
2139 */
2140
2141 int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n)
2142 {
2143 drm_radeon_ring_buffer_t *ring = &dev_priv->ring;
2144 int i;
2145 u32 last_head = GET_RING_HEAD(dev_priv);
2146
2147 for (i = 0; i < dev_priv->usec_timeout; i++) {
2148 u32 head = GET_RING_HEAD(dev_priv);
2149
2150 ring->space = (head - ring->tail) * sizeof(u32);
2151 if (ring->space <= 0)
2152 ring->space += ring->size;
2153 if (ring->space > n)
2154 return 0;
2155
2156 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE;
2157
2158 if (head != last_head)
2159 i = 0;
2160 last_head = head;
2161
2162 DRM_UDELAY(1);
2163 }
2164
2165 /* FIXME: This return value is ignored in the BEGIN_RING macro! */
2166 #if RADEON_FIFO_DEBUG
2167 radeon_status(dev_priv);
2168 DRM_ERROR("failed!\n");
2169 #endif
2170 return -EBUSY;
2171 }
2172
2173 static int radeon_cp_get_buffers(DRMFILE filp, struct drm_device * dev,
2174 struct drm_dma * d)
2175 {
2176 int i;
2177 struct drm_buf *buf;
2178
2179 for (i = d->granted_count; i < d->request_count; i++) {
2180 buf = radeon_freelist_get(dev);
2181 if (!buf)
2182 return -EBUSY; /* NOTE: broken client */
2183
2184 buf->filp = filp;
2185
2186 if (DRM_COPY_TO_USER(&d->request_indices[i], &buf->idx,
2187 sizeof(buf->idx)))
2188 return -EFAULT;
2189 if (DRM_COPY_TO_USER(&d->request_sizes[i], &buf->total,
2190 sizeof(buf->total)))
2191 return -EFAULT;
2192
2193 d->granted_count++;
2194 }
2195 return 0;
2196 }
2197
2198 int radeon_cp_buffers(DRM_IOCTL_ARGS)
2199 {
2200 DRM_DEVICE;
2201 struct drm_device_dma *dma = dev->dma;
2202 int ret = 0;
2203 struct drm_dma __user *argp = (void __user *)data;
2204 struct drm_dma d;
2205
2206 LOCK_TEST_WITH_RETURN(dev, filp);
2207
2208 DRM_COPY_FROM_USER_IOCTL(d, argp, sizeof(d));
2209
2210 /* Please don't send us buffers.
2211 */
2212 if (d.send_count != 0) {
2213 DRM_ERROR("Process %d trying to send %d buffers via drmDMA\n",
2214 DRM_CURRENTPID, d.send_count);
2215 return -EINVAL;
2216 }
2217
2218 /* We'll send you buffers.
2219 */
2220 if (d.request_count < 0 || d.request_count > dma->buf_count) {
2221 DRM_ERROR("Process %d trying to get %d buffers (of %d max)\n",
2222 DRM_CURRENTPID, d.request_count, dma->buf_count);
2223 return -EINVAL;
2224 }
2225
2226 d.granted_count = 0;
2227
2228 if (d.request_count) {
2229 ret = radeon_cp_get_buffers(filp, dev, &d);
2230 }
2231
2232 DRM_COPY_TO_USER_IOCTL(argp, d, sizeof(d));
2233
2234 return ret;
2235 }
2236
2237 int radeon_driver_load(struct drm_device *dev, unsigned long flags)
2238 {
2239 drm_radeon_private_t *dev_priv;
2240 int ret = 0;
2241
2242 dev_priv = drm_alloc(sizeof(drm_radeon_private_t), DRM_MEM_DRIVER);
2243 if (dev_priv == NULL)
2244 return -ENOMEM;
2245
2246 memset(dev_priv, 0, sizeof(drm_radeon_private_t));
2247 dev->dev_private = (void *)dev_priv;
2248 dev_priv->flags = flags;
2249
2250 switch (flags & RADEON_FAMILY_MASK) {
2251 case CHIP_R100:
2252 case CHIP_RV200:
2253 case CHIP_R200:
2254 case CHIP_R300:
2255 case CHIP_R350:
2256 case CHIP_R420:
2257 case CHIP_RV410:
2258 dev_priv->flags |= RADEON_HAS_HIERZ;
2259 break;
2260 default:
2261 /* all other chips have no hierarchical z buffer */
2262 break;
2263 }
2264
2265 if (drm_device_is_agp(dev))
2266 dev_priv->flags |= RADEON_IS_AGP;
2267 else if (drm_device_is_pcie(dev))
2268 dev_priv->flags |= RADEON_IS_PCIE;
2269 else
2270 dev_priv->flags |= RADEON_IS_PCI;
2271
2272 DRM_DEBUG("%s card detected\n",
2273 ((dev_priv->flags & RADEON_IS_AGP) ? "AGP" : (((dev_priv->flags & RADEON_IS_PCIE) ? "PCIE" : "PCI"))));
2274 return ret;
2275 }
2276
2277 /* Create mappings for registers and framebuffer so userland doesn't necessarily
2278 * have to find them.
2279 */
2280 int radeon_driver_firstopen(struct drm_device *dev)
2281 {
2282 int ret;
2283 drm_local_map_t *map;
2284 drm_radeon_private_t *dev_priv = dev->dev_private;
2285
2286 dev_priv->gart_info.table_size = RADEON_PCIGART_TABLE_SIZE;
2287
2288 ret = drm_addmap(dev, drm_get_resource_start(dev, 2),
2289 drm_get_resource_len(dev, 2), _DRM_REGISTERS,
2290 _DRM_READ_ONLY, &dev_priv->mmio);
2291 if (ret != 0)
2292 return ret;
2293
2294 ret = drm_addmap(dev, drm_get_resource_start(dev, 0),
2295 drm_get_resource_len(dev, 0), _DRM_FRAME_BUFFER,
2296 _DRM_WRITE_COMBINING, &map);
2297 if (ret != 0)
2298 return ret;
2299
2300 return 0;
2301 }
2302
2303 int radeon_driver_unload(struct drm_device *dev)
2304 {
2305 drm_radeon_private_t *dev_priv = dev->dev_private;
2306
2307 DRM_DEBUG("\n");
2308 drm_free(dev_priv, sizeof(*dev_priv), DRM_MEM_DRIVER);
2309
2310 dev->dev_private = NULL;
2311 return 0;
2312 }
linux 2.6 git repository for openrd