[ARM] pxa: introduce reset.h for reset specific header information
[linux-2.6/libata-dev.git] / include / asm-arm / arch-pxa / hardware.h
blob351d0a721769ed2745a78628004a83d2415d57aa
1 /*
2 * linux/include/asm-arm/arch-pxa/hardware.h
4 * Author: Nicolas Pitre
5 * Created: Jun 15, 2001
6 * Copyright: MontaVista Software Inc.
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
13 #ifndef __ASM_ARCH_HARDWARE_H
14 #define __ASM_ARCH_HARDWARE_H
17 * We requires absolute addresses.
19 #define PCIO_BASE 0
22 * Workarounds for at least 2 errata so far require this.
23 * The mapping is set in mach-pxa/generic.c.
25 #define UNCACHED_PHYS_0 0xff000000
26 #define UNCACHED_ADDR UNCACHED_PHYS_0
29 * Intel PXA2xx internal register mapping:
31 * 0x40000000 - 0x41ffffff <--> 0xf2000000 - 0xf3ffffff
32 * 0x44000000 - 0x45ffffff <--> 0xf4000000 - 0xf5ffffff
33 * 0x48000000 - 0x49ffffff <--> 0xf6000000 - 0xf7ffffff
34 * 0x4c000000 - 0x4dffffff <--> 0xf8000000 - 0xf9ffffff
35 * 0x50000000 - 0x51ffffff <--> 0xfa000000 - 0xfbffffff
36 * 0x54000000 - 0x55ffffff <--> 0xfc000000 - 0xfdffffff
37 * 0x58000000 - 0x59ffffff <--> 0xfe000000 - 0xffffffff
39 * Note that not all PXA2xx chips implement all those addresses, and the
40 * kernel only maps the minimum needed range of this mapping.
42 #define io_p2v(x) (0xf2000000 + ((x) & 0x01ffffff) + (((x) & 0x1c000000) >> 1))
43 #define io_v2p(x) (0x3c000000 + ((x) & 0x01ffffff) + (((x) & 0x0e000000) << 1))
45 #ifndef __ASSEMBLY__
47 # define __REG(x) (*((volatile u32 *)io_p2v(x)))
49 /* With indexed regs we don't want to feed the index through io_p2v()
50 especially if it is a variable, otherwise horrible code will result. */
51 # define __REG2(x,y) \
52 (*(volatile u32 *)((u32)&__REG(x) + (y)))
54 # define __PREG(x) (io_v2p((u32)&(x)))
56 #else
58 # define __REG(x) io_p2v(x)
59 # define __PREG(x) io_v2p(x)
61 #endif
63 #ifndef __ASSEMBLY__
65 #ifdef CONFIG_PXA25x
66 #define __cpu_is_pxa21x(id) \
67 ({ \
68 unsigned int _id = (id) >> 4 & 0xf3f; \
69 _id == 0x212; \
72 #define __cpu_is_pxa255(id) \
73 ({ \
74 unsigned int _id = (id) >> 4 & 0xfff; \
75 _id == 0x2d0; \
78 #define __cpu_is_pxa25x(id) \
79 ({ \
80 unsigned int _id = (id) >> 4 & 0xfff; \
81 _id == 0x2d0 || _id == 0x290; \
83 #else
84 #define __cpu_is_pxa21x(id) (0)
85 #define __cpu_is_pxa255(id) (0)
86 #define __cpu_is_pxa25x(id) (0)
87 #endif
89 #ifdef CONFIG_PXA27x
90 #define __cpu_is_pxa27x(id) \
91 ({ \
92 unsigned int _id = (id) >> 4 & 0xfff; \
93 _id == 0x411; \
95 #else
96 #define __cpu_is_pxa27x(id) (0)
97 #endif
99 #ifdef CONFIG_CPU_PXA300
100 #define __cpu_is_pxa300(id) \
101 ({ \
102 unsigned int _id = (id) >> 4 & 0xfff; \
103 _id == 0x688; \
105 #else
106 #define __cpu_is_pxa300(id) (0)
107 #endif
109 #ifdef CONFIG_CPU_PXA310
110 #define __cpu_is_pxa310(id) \
111 ({ \
112 unsigned int _id = (id) >> 4 & 0xfff; \
113 _id == 0x689; \
115 #else
116 #define __cpu_is_pxa310(id) (0)
117 #endif
119 #ifdef CONFIG_CPU_PXA320
120 #define __cpu_is_pxa320(id) \
121 ({ \
122 unsigned int _id = (id) >> 4 & 0xfff; \
123 _id == 0x603 || _id == 0x682; \
125 #else
126 #define __cpu_is_pxa320(id) (0)
127 #endif
129 #ifdef CONFIG_CPU_PXA930
130 #define __cpu_is_pxa930(id) \
131 ({ \
132 unsigned int _id = (id) >> 4 & 0xfff; \
133 _id == 0x683; \
135 #else
136 #define __cpu_is_pxa930(id) (0)
137 #endif
139 #define cpu_is_pxa21x() \
140 ({ \
141 __cpu_is_pxa21x(read_cpuid_id()); \
144 #define cpu_is_pxa255() \
145 ({ \
146 __cpu_is_pxa255(read_cpuid_id()); \
149 #define cpu_is_pxa25x() \
150 ({ \
151 __cpu_is_pxa25x(read_cpuid_id()); \
154 #define cpu_is_pxa27x() \
155 ({ \
156 __cpu_is_pxa27x(read_cpuid_id()); \
159 #define cpu_is_pxa300() \
160 ({ \
161 __cpu_is_pxa300(read_cpuid_id()); \
164 #define cpu_is_pxa310() \
165 ({ \
166 __cpu_is_pxa310(read_cpuid_id()); \
169 #define cpu_is_pxa320() \
170 ({ \
171 __cpu_is_pxa320(read_cpuid_id()); \
174 #define cpu_is_pxa930() \
175 ({ \
176 unsigned int id = read_cpuid(CPUID_ID); \
177 __cpu_is_pxa930(id); \
181 * CPUID Core Generation Bit
182 * <= 0x2 for pxa21x/pxa25x/pxa26x/pxa27x
183 * == 0x3 for pxa300/pxa310/pxa320
185 #define __cpu_is_pxa2xx(id) \
186 ({ \
187 unsigned int _id = (id) >> 13 & 0x7; \
188 _id <= 0x2; \
191 #define __cpu_is_pxa3xx(id) \
192 ({ \
193 unsigned int _id = (id) >> 13 & 0x7; \
194 _id == 0x3; \
197 #define cpu_is_pxa2xx() \
198 ({ \
199 __cpu_is_pxa2xx(read_cpuid_id()); \
202 #define cpu_is_pxa3xx() \
203 ({ \
204 __cpu_is_pxa3xx(read_cpuid_id()); \
208 * Handy routine to set GPIO alternate functions
210 extern int pxa_gpio_mode( int gpio_mode );
213 * Return GPIO level, nonzero means high, zero is low
215 extern int pxa_gpio_get_value(unsigned gpio);
218 * Set output GPIO level
220 extern void pxa_gpio_set_value(unsigned gpio, int value);
223 * return current memory and LCD clock frequency in units of 10kHz
225 extern unsigned int get_memclk_frequency_10khz(void);
227 #endif
229 #if defined(CONFIG_MACH_ARMCORE) && defined(CONFIG_PCI)
230 #define PCIBIOS_MIN_IO 0
231 #define PCIBIOS_MIN_MEM 0
232 #define pcibios_assign_all_busses() 1
233 #endif
235 #endif /* _ASM_ARCH_HARDWARE_H */