drm/nvc0: gpuobj_new need only check validity and init the relevant engine
[linux-2.6/libata-dev.git] / drivers / media / video / mx3_camera.c
blobaa871c2936b31d9bb821067932f2103889392539
1 /*
2 * V4L2 Driver for i.MX3x camera host
4 * Copyright (C) 2008
5 * Guennadi Liakhovetski, DENX Software Engineering, <lg@denx.de>
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/init.h>
13 #include <linux/module.h>
14 #include <linux/version.h>
15 #include <linux/videodev2.h>
16 #include <linux/platform_device.h>
17 #include <linux/clk.h>
18 #include <linux/vmalloc.h>
19 #include <linux/interrupt.h>
20 #include <linux/sched.h>
22 #include <media/v4l2-common.h>
23 #include <media/v4l2-dev.h>
24 #include <media/videobuf-dma-contig.h>
25 #include <media/soc_camera.h>
26 #include <media/soc_mediabus.h>
28 #include <mach/ipu.h>
29 #include <mach/mx3_camera.h>
30 #include <mach/dma.h>
32 #define MX3_CAM_DRV_NAME "mx3-camera"
34 /* CMOS Sensor Interface Registers */
35 #define CSI_REG_START 0x60
37 #define CSI_SENS_CONF (0x60 - CSI_REG_START)
38 #define CSI_SENS_FRM_SIZE (0x64 - CSI_REG_START)
39 #define CSI_ACT_FRM_SIZE (0x68 - CSI_REG_START)
40 #define CSI_OUT_FRM_CTRL (0x6C - CSI_REG_START)
41 #define CSI_TST_CTRL (0x70 - CSI_REG_START)
42 #define CSI_CCIR_CODE_1 (0x74 - CSI_REG_START)
43 #define CSI_CCIR_CODE_2 (0x78 - CSI_REG_START)
44 #define CSI_CCIR_CODE_3 (0x7C - CSI_REG_START)
45 #define CSI_FLASH_STROBE_1 (0x80 - CSI_REG_START)
46 #define CSI_FLASH_STROBE_2 (0x84 - CSI_REG_START)
48 #define CSI_SENS_CONF_VSYNC_POL_SHIFT 0
49 #define CSI_SENS_CONF_HSYNC_POL_SHIFT 1
50 #define CSI_SENS_CONF_DATA_POL_SHIFT 2
51 #define CSI_SENS_CONF_PIX_CLK_POL_SHIFT 3
52 #define CSI_SENS_CONF_SENS_PRTCL_SHIFT 4
53 #define CSI_SENS_CONF_SENS_CLKSRC_SHIFT 7
54 #define CSI_SENS_CONF_DATA_FMT_SHIFT 8
55 #define CSI_SENS_CONF_DATA_WIDTH_SHIFT 10
56 #define CSI_SENS_CONF_EXT_VSYNC_SHIFT 15
57 #define CSI_SENS_CONF_DIVRATIO_SHIFT 16
59 #define CSI_SENS_CONF_DATA_FMT_RGB_YUV444 (0UL << CSI_SENS_CONF_DATA_FMT_SHIFT)
60 #define CSI_SENS_CONF_DATA_FMT_YUV422 (2UL << CSI_SENS_CONF_DATA_FMT_SHIFT)
61 #define CSI_SENS_CONF_DATA_FMT_BAYER (3UL << CSI_SENS_CONF_DATA_FMT_SHIFT)
63 #define MAX_VIDEO_MEM 16
65 struct mx3_camera_buffer {
66 /* common v4l buffer stuff -- must be first */
67 struct videobuf_buffer vb;
68 enum v4l2_mbus_pixelcode code;
70 /* One descriptot per scatterlist (per frame) */
71 struct dma_async_tx_descriptor *txd;
73 /* We have to "build" a scatterlist ourselves - one element per frame */
74 struct scatterlist sg;
77 /**
78 * struct mx3_camera_dev - i.MX3x camera (CSI) object
79 * @dev: camera device, to which the coherent buffer is attached
80 * @icd: currently attached camera sensor
81 * @clk: pointer to clock
82 * @base: remapped register base address
83 * @pdata: platform data
84 * @platform_flags: platform flags
85 * @mclk: master clock frequency in Hz
86 * @capture: list of capture videobuffers
87 * @lock: protects video buffer lists
88 * @active: active video buffer
89 * @idmac_channel: array of pointers to IPU DMAC DMA channels
90 * @soc_host: embedded soc_host object
92 struct mx3_camera_dev {
94 * i.MX3x is only supposed to handle one camera on its Camera Sensor
95 * Interface. If anyone ever builds hardware to enable more than one
96 * camera _simultaneously_, they will have to modify this driver too
98 struct soc_camera_device *icd;
99 struct clk *clk;
101 void __iomem *base;
103 struct mx3_camera_pdata *pdata;
105 unsigned long platform_flags;
106 unsigned long mclk;
108 struct list_head capture;
109 spinlock_t lock; /* Protects video buffer lists */
110 struct mx3_camera_buffer *active;
112 /* IDMAC / dmaengine interface */
113 struct idmac_channel *idmac_channel[1]; /* We need one channel */
115 struct soc_camera_host soc_host;
118 struct dma_chan_request {
119 struct mx3_camera_dev *mx3_cam;
120 enum ipu_channel id;
123 static u32 csi_reg_read(struct mx3_camera_dev *mx3, off_t reg)
125 return __raw_readl(mx3->base + reg);
128 static void csi_reg_write(struct mx3_camera_dev *mx3, u32 value, off_t reg)
130 __raw_writel(value, mx3->base + reg);
133 /* Called from the IPU IDMAC ISR */
134 static void mx3_cam_dma_done(void *arg)
136 struct idmac_tx_desc *desc = to_tx_desc(arg);
137 struct dma_chan *chan = desc->txd.chan;
138 struct idmac_channel *ichannel = to_idmac_chan(chan);
139 struct mx3_camera_dev *mx3_cam = ichannel->client;
140 struct videobuf_buffer *vb;
142 dev_dbg(chan->device->dev, "callback cookie %d, active DMA 0x%08x\n",
143 desc->txd.cookie, mx3_cam->active ? sg_dma_address(&mx3_cam->active->sg) : 0);
145 spin_lock(&mx3_cam->lock);
146 if (mx3_cam->active) {
147 vb = &mx3_cam->active->vb;
149 list_del_init(&vb->queue);
150 vb->state = VIDEOBUF_DONE;
151 do_gettimeofday(&vb->ts);
152 vb->field_count++;
153 wake_up(&vb->done);
156 if (list_empty(&mx3_cam->capture)) {
157 mx3_cam->active = NULL;
158 spin_unlock(&mx3_cam->lock);
161 * stop capture - without further buffers IPU_CHA_BUF0_RDY will
162 * not get updated
164 return;
167 mx3_cam->active = list_entry(mx3_cam->capture.next,
168 struct mx3_camera_buffer, vb.queue);
169 mx3_cam->active->vb.state = VIDEOBUF_ACTIVE;
170 spin_unlock(&mx3_cam->lock);
173 static void free_buffer(struct videobuf_queue *vq, struct mx3_camera_buffer *buf)
175 struct soc_camera_device *icd = vq->priv_data;
176 struct videobuf_buffer *vb = &buf->vb;
177 struct dma_async_tx_descriptor *txd = buf->txd;
178 struct idmac_channel *ichan;
180 BUG_ON(in_interrupt());
182 dev_dbg(icd->dev.parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
183 vb, vb->baddr, vb->bsize);
186 * This waits until this buffer is out of danger, i.e., until it is no
187 * longer in STATE_QUEUED or STATE_ACTIVE
189 videobuf_waiton(vq, vb, 0, 0);
190 if (txd) {
191 ichan = to_idmac_chan(txd->chan);
192 async_tx_ack(txd);
194 videobuf_dma_contig_free(vq, vb);
195 buf->txd = NULL;
197 vb->state = VIDEOBUF_NEEDS_INIT;
201 * Videobuf operations
205 * Calculate the __buffer__ (not data) size and number of buffers.
206 * Called with .vb_lock held
208 static int mx3_videobuf_setup(struct videobuf_queue *vq, unsigned int *count,
209 unsigned int *size)
211 struct soc_camera_device *icd = vq->priv_data;
212 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
213 struct mx3_camera_dev *mx3_cam = ici->priv;
214 int bytes_per_line = soc_mbus_bytes_per_line(icd->user_width,
215 icd->current_fmt->host_fmt);
217 if (bytes_per_line < 0)
218 return bytes_per_line;
220 if (!mx3_cam->idmac_channel[0])
221 return -EINVAL;
223 *size = bytes_per_line * icd->user_height;
225 if (!*count)
226 *count = 32;
228 if (*size * *count > MAX_VIDEO_MEM * 1024 * 1024)
229 *count = MAX_VIDEO_MEM * 1024 * 1024 / *size;
231 return 0;
234 /* Called with .vb_lock held */
235 static int mx3_videobuf_prepare(struct videobuf_queue *vq,
236 struct videobuf_buffer *vb, enum v4l2_field field)
238 struct soc_camera_device *icd = vq->priv_data;
239 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
240 struct mx3_camera_dev *mx3_cam = ici->priv;
241 struct mx3_camera_buffer *buf =
242 container_of(vb, struct mx3_camera_buffer, vb);
243 size_t new_size;
244 int ret;
245 int bytes_per_line = soc_mbus_bytes_per_line(icd->user_width,
246 icd->current_fmt->host_fmt);
248 if (bytes_per_line < 0)
249 return bytes_per_line;
251 new_size = bytes_per_line * icd->user_height;
254 * I think, in buf_prepare you only have to protect global data,
255 * the actual buffer is yours
258 if (buf->code != icd->current_fmt->code ||
259 vb->width != icd->user_width ||
260 vb->height != icd->user_height ||
261 vb->field != field) {
262 buf->code = icd->current_fmt->code;
263 vb->width = icd->user_width;
264 vb->height = icd->user_height;
265 vb->field = field;
266 if (vb->state != VIDEOBUF_NEEDS_INIT)
267 free_buffer(vq, buf);
270 if (vb->baddr && vb->bsize < new_size) {
271 /* User provided buffer, but it is too small */
272 ret = -ENOMEM;
273 goto out;
276 if (vb->state == VIDEOBUF_NEEDS_INIT) {
277 struct idmac_channel *ichan = mx3_cam->idmac_channel[0];
278 struct scatterlist *sg = &buf->sg;
281 * The total size of video-buffers that will be allocated / mapped.
282 * *size that we calculated in videobuf_setup gets assigned to
283 * vb->bsize, and now we use the same calculation to get vb->size.
285 vb->size = new_size;
287 /* This actually (allocates and) maps buffers */
288 ret = videobuf_iolock(vq, vb, NULL);
289 if (ret)
290 goto fail;
293 * We will have to configure the IDMAC channel. It has two slots
294 * for DMA buffers, we shall enter the first two buffers there,
295 * and then submit new buffers in DMA-ready interrupts
297 sg_init_table(sg, 1);
298 sg_dma_address(sg) = videobuf_to_dma_contig(vb);
299 sg_dma_len(sg) = vb->size;
301 buf->txd = ichan->dma_chan.device->device_prep_slave_sg(
302 &ichan->dma_chan, sg, 1, DMA_FROM_DEVICE,
303 DMA_PREP_INTERRUPT);
304 if (!buf->txd) {
305 ret = -EIO;
306 goto fail;
309 buf->txd->callback_param = buf->txd;
310 buf->txd->callback = mx3_cam_dma_done;
312 vb->state = VIDEOBUF_PREPARED;
315 return 0;
317 fail:
318 free_buffer(vq, buf);
319 out:
320 return ret;
323 static enum pixel_fmt fourcc_to_ipu_pix(__u32 fourcc)
325 /* Add more formats as need arises and test possibilities appear... */
326 switch (fourcc) {
327 case V4L2_PIX_FMT_RGB565:
328 return IPU_PIX_FMT_RGB565;
329 case V4L2_PIX_FMT_RGB24:
330 return IPU_PIX_FMT_RGB24;
331 case V4L2_PIX_FMT_RGB332:
332 return IPU_PIX_FMT_RGB332;
333 case V4L2_PIX_FMT_YUV422P:
334 return IPU_PIX_FMT_YVU422P;
335 default:
336 return IPU_PIX_FMT_GENERIC;
341 * Called with .vb_lock mutex held and
342 * under spinlock_irqsave(&mx3_cam->lock, ...)
344 static void mx3_videobuf_queue(struct videobuf_queue *vq,
345 struct videobuf_buffer *vb)
347 struct soc_camera_device *icd = vq->priv_data;
348 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
349 struct mx3_camera_dev *mx3_cam = ici->priv;
350 struct mx3_camera_buffer *buf =
351 container_of(vb, struct mx3_camera_buffer, vb);
352 struct dma_async_tx_descriptor *txd = buf->txd;
353 struct idmac_channel *ichan = to_idmac_chan(txd->chan);
354 struct idmac_video_param *video = &ichan->params.video;
355 dma_cookie_t cookie;
356 u32 fourcc = icd->current_fmt->host_fmt->fourcc;
358 BUG_ON(!irqs_disabled());
360 /* This is the configuration of one sg-element */
361 video->out_pixel_fmt = fourcc_to_ipu_pix(fourcc);
362 video->out_width = icd->user_width;
363 video->out_height = icd->user_height;
364 video->out_stride = icd->user_width;
366 #ifdef DEBUG
367 /* helps to see what DMA actually has written */
368 memset((void *)vb->baddr, 0xaa, vb->bsize);
369 #endif
371 list_add_tail(&vb->queue, &mx3_cam->capture);
373 if (!mx3_cam->active) {
374 mx3_cam->active = buf;
375 vb->state = VIDEOBUF_ACTIVE;
376 } else {
377 vb->state = VIDEOBUF_QUEUED;
380 spin_unlock_irq(&mx3_cam->lock);
382 cookie = txd->tx_submit(txd);
383 dev_dbg(icd->dev.parent, "Submitted cookie %d DMA 0x%08x\n",
384 cookie, sg_dma_address(&buf->sg));
386 spin_lock_irq(&mx3_cam->lock);
388 if (cookie >= 0)
389 return;
391 /* Submit error */
392 vb->state = VIDEOBUF_PREPARED;
394 list_del_init(&vb->queue);
396 if (mx3_cam->active == buf)
397 mx3_cam->active = NULL;
400 /* Called with .vb_lock held */
401 static void mx3_videobuf_release(struct videobuf_queue *vq,
402 struct videobuf_buffer *vb)
404 struct soc_camera_device *icd = vq->priv_data;
405 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
406 struct mx3_camera_dev *mx3_cam = ici->priv;
407 struct mx3_camera_buffer *buf =
408 container_of(vb, struct mx3_camera_buffer, vb);
409 unsigned long flags;
411 dev_dbg(icd->dev.parent,
412 "Release%s DMA 0x%08x (state %d), queue %sempty\n",
413 mx3_cam->active == buf ? " active" : "", sg_dma_address(&buf->sg),
414 vb->state, list_empty(&vb->queue) ? "" : "not ");
415 spin_lock_irqsave(&mx3_cam->lock, flags);
416 if ((vb->state == VIDEOBUF_ACTIVE || vb->state == VIDEOBUF_QUEUED) &&
417 !list_empty(&vb->queue)) {
418 vb->state = VIDEOBUF_ERROR;
420 list_del_init(&vb->queue);
421 if (mx3_cam->active == buf)
422 mx3_cam->active = NULL;
424 spin_unlock_irqrestore(&mx3_cam->lock, flags);
425 free_buffer(vq, buf);
428 static struct videobuf_queue_ops mx3_videobuf_ops = {
429 .buf_setup = mx3_videobuf_setup,
430 .buf_prepare = mx3_videobuf_prepare,
431 .buf_queue = mx3_videobuf_queue,
432 .buf_release = mx3_videobuf_release,
435 static void mx3_camera_init_videobuf(struct videobuf_queue *q,
436 struct soc_camera_device *icd)
438 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
439 struct mx3_camera_dev *mx3_cam = ici->priv;
441 videobuf_queue_dma_contig_init(q, &mx3_videobuf_ops, icd->dev.parent,
442 &mx3_cam->lock,
443 V4L2_BUF_TYPE_VIDEO_CAPTURE,
444 V4L2_FIELD_NONE,
445 sizeof(struct mx3_camera_buffer), icd,
446 NULL);
449 /* First part of ipu_csi_init_interface() */
450 static void mx3_camera_activate(struct mx3_camera_dev *mx3_cam,
451 struct soc_camera_device *icd)
453 u32 conf;
454 long rate;
456 /* Set default size: ipu_csi_set_window_size() */
457 csi_reg_write(mx3_cam, (640 - 1) | ((480 - 1) << 16), CSI_ACT_FRM_SIZE);
458 /* ...and position to 0:0: ipu_csi_set_window_pos() */
459 conf = csi_reg_read(mx3_cam, CSI_OUT_FRM_CTRL) & 0xffff0000;
460 csi_reg_write(mx3_cam, conf, CSI_OUT_FRM_CTRL);
462 /* We use only gated clock synchronisation mode so far */
463 conf = 0 << CSI_SENS_CONF_SENS_PRTCL_SHIFT;
465 /* Set generic data, platform-biggest bus-width */
466 conf |= CSI_SENS_CONF_DATA_FMT_BAYER;
468 if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_15)
469 conf |= 3 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
470 else if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_10)
471 conf |= 2 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
472 else if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_8)
473 conf |= 1 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
474 else/* if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_4)*/
475 conf |= 0 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
477 if (mx3_cam->platform_flags & MX3_CAMERA_CLK_SRC)
478 conf |= 1 << CSI_SENS_CONF_SENS_CLKSRC_SHIFT;
479 if (mx3_cam->platform_flags & MX3_CAMERA_EXT_VSYNC)
480 conf |= 1 << CSI_SENS_CONF_EXT_VSYNC_SHIFT;
481 if (mx3_cam->platform_flags & MX3_CAMERA_DP)
482 conf |= 1 << CSI_SENS_CONF_DATA_POL_SHIFT;
483 if (mx3_cam->platform_flags & MX3_CAMERA_PCP)
484 conf |= 1 << CSI_SENS_CONF_PIX_CLK_POL_SHIFT;
485 if (mx3_cam->platform_flags & MX3_CAMERA_HSP)
486 conf |= 1 << CSI_SENS_CONF_HSYNC_POL_SHIFT;
487 if (mx3_cam->platform_flags & MX3_CAMERA_VSP)
488 conf |= 1 << CSI_SENS_CONF_VSYNC_POL_SHIFT;
490 /* ipu_csi_init_interface() */
491 csi_reg_write(mx3_cam, conf, CSI_SENS_CONF);
493 clk_enable(mx3_cam->clk);
494 rate = clk_round_rate(mx3_cam->clk, mx3_cam->mclk);
495 dev_dbg(icd->dev.parent, "Set SENS_CONF to %x, rate %ld\n", conf, rate);
496 if (rate)
497 clk_set_rate(mx3_cam->clk, rate);
500 /* Called with .video_lock held */
501 static int mx3_camera_add_device(struct soc_camera_device *icd)
503 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
504 struct mx3_camera_dev *mx3_cam = ici->priv;
506 if (mx3_cam->icd)
507 return -EBUSY;
509 mx3_camera_activate(mx3_cam, icd);
511 mx3_cam->icd = icd;
513 dev_info(icd->dev.parent, "MX3 Camera driver attached to camera %d\n",
514 icd->devnum);
516 return 0;
519 /* Called with .video_lock held */
520 static void mx3_camera_remove_device(struct soc_camera_device *icd)
522 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
523 struct mx3_camera_dev *mx3_cam = ici->priv;
524 struct idmac_channel **ichan = &mx3_cam->idmac_channel[0];
526 BUG_ON(icd != mx3_cam->icd);
528 if (*ichan) {
529 dma_release_channel(&(*ichan)->dma_chan);
530 *ichan = NULL;
533 clk_disable(mx3_cam->clk);
535 mx3_cam->icd = NULL;
537 dev_info(icd->dev.parent, "MX3 Camera driver detached from camera %d\n",
538 icd->devnum);
541 static bool channel_change_requested(struct soc_camera_device *icd,
542 struct v4l2_rect *rect)
544 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
545 struct mx3_camera_dev *mx3_cam = ici->priv;
546 struct idmac_channel *ichan = mx3_cam->idmac_channel[0];
548 /* Do buffers have to be re-allocated or channel re-configured? */
549 return ichan && rect->width * rect->height >
550 icd->user_width * icd->user_height;
553 static int test_platform_param(struct mx3_camera_dev *mx3_cam,
554 unsigned char buswidth, unsigned long *flags)
557 * Platform specified synchronization and pixel clock polarities are
558 * only a recommendation and are only used during probing. MX3x
559 * camera interface only works in master mode, i.e., uses HSYNC and
560 * VSYNC signals from the sensor
562 *flags = SOCAM_MASTER |
563 SOCAM_HSYNC_ACTIVE_HIGH |
564 SOCAM_HSYNC_ACTIVE_LOW |
565 SOCAM_VSYNC_ACTIVE_HIGH |
566 SOCAM_VSYNC_ACTIVE_LOW |
567 SOCAM_PCLK_SAMPLE_RISING |
568 SOCAM_PCLK_SAMPLE_FALLING |
569 SOCAM_DATA_ACTIVE_HIGH |
570 SOCAM_DATA_ACTIVE_LOW;
573 * If requested data width is supported by the platform, use it or any
574 * possible lower value - i.MX31 is smart enough to schift bits
576 if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_15)
577 *flags |= SOCAM_DATAWIDTH_15 | SOCAM_DATAWIDTH_10 |
578 SOCAM_DATAWIDTH_8 | SOCAM_DATAWIDTH_4;
579 else if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_10)
580 *flags |= SOCAM_DATAWIDTH_10 | SOCAM_DATAWIDTH_8 |
581 SOCAM_DATAWIDTH_4;
582 else if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_8)
583 *flags |= SOCAM_DATAWIDTH_8 | SOCAM_DATAWIDTH_4;
584 else if (mx3_cam->platform_flags & MX3_CAMERA_DATAWIDTH_4)
585 *flags |= SOCAM_DATAWIDTH_4;
587 switch (buswidth) {
588 case 15:
589 if (!(*flags & SOCAM_DATAWIDTH_15))
590 return -EINVAL;
591 break;
592 case 10:
593 if (!(*flags & SOCAM_DATAWIDTH_10))
594 return -EINVAL;
595 break;
596 case 8:
597 if (!(*flags & SOCAM_DATAWIDTH_8))
598 return -EINVAL;
599 break;
600 case 4:
601 if (!(*flags & SOCAM_DATAWIDTH_4))
602 return -EINVAL;
603 break;
604 default:
605 dev_warn(mx3_cam->soc_host.v4l2_dev.dev,
606 "Unsupported bus width %d\n", buswidth);
607 return -EINVAL;
610 return 0;
613 static int mx3_camera_try_bus_param(struct soc_camera_device *icd,
614 const unsigned int depth)
616 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
617 struct mx3_camera_dev *mx3_cam = ici->priv;
618 unsigned long bus_flags, camera_flags;
619 int ret = test_platform_param(mx3_cam, depth, &bus_flags);
621 dev_dbg(icd->dev.parent, "request bus width %d bit: %d\n", depth, ret);
623 if (ret < 0)
624 return ret;
626 camera_flags = icd->ops->query_bus_param(icd);
628 ret = soc_camera_bus_param_compatible(camera_flags, bus_flags);
629 if (ret < 0)
630 dev_warn(icd->dev.parent,
631 "Flags incompatible: camera %lx, host %lx\n",
632 camera_flags, bus_flags);
634 return ret;
637 static bool chan_filter(struct dma_chan *chan, void *arg)
639 struct dma_chan_request *rq = arg;
640 struct mx3_camera_pdata *pdata;
642 if (!imx_dma_is_ipu(chan))
643 return false;
645 if (!rq)
646 return false;
648 pdata = rq->mx3_cam->soc_host.v4l2_dev.dev->platform_data;
650 return rq->id == chan->chan_id &&
651 pdata->dma_dev == chan->device->dev;
654 static const struct soc_mbus_pixelfmt mx3_camera_formats[] = {
656 .fourcc = V4L2_PIX_FMT_SBGGR8,
657 .name = "Bayer BGGR (sRGB) 8 bit",
658 .bits_per_sample = 8,
659 .packing = SOC_MBUS_PACKING_NONE,
660 .order = SOC_MBUS_ORDER_LE,
661 }, {
662 .fourcc = V4L2_PIX_FMT_GREY,
663 .name = "Monochrome 8 bit",
664 .bits_per_sample = 8,
665 .packing = SOC_MBUS_PACKING_NONE,
666 .order = SOC_MBUS_ORDER_LE,
670 /* This will be corrected as we get more formats */
671 static bool mx3_camera_packing_supported(const struct soc_mbus_pixelfmt *fmt)
673 return fmt->packing == SOC_MBUS_PACKING_NONE ||
674 (fmt->bits_per_sample == 8 &&
675 fmt->packing == SOC_MBUS_PACKING_2X8_PADHI) ||
676 (fmt->bits_per_sample > 8 &&
677 fmt->packing == SOC_MBUS_PACKING_EXTEND16);
680 static int mx3_camera_get_formats(struct soc_camera_device *icd, unsigned int idx,
681 struct soc_camera_format_xlate *xlate)
683 struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
684 struct device *dev = icd->dev.parent;
685 int formats = 0, ret;
686 enum v4l2_mbus_pixelcode code;
687 const struct soc_mbus_pixelfmt *fmt;
689 ret = v4l2_subdev_call(sd, video, enum_mbus_fmt, idx, &code);
690 if (ret < 0)
691 /* No more formats */
692 return 0;
694 fmt = soc_mbus_get_fmtdesc(code);
695 if (!fmt) {
696 dev_err(icd->dev.parent,
697 "Invalid format code #%u: %d\n", idx, code);
698 return 0;
701 /* This also checks support for the requested bits-per-sample */
702 ret = mx3_camera_try_bus_param(icd, fmt->bits_per_sample);
703 if (ret < 0)
704 return 0;
706 switch (code) {
707 case V4L2_MBUS_FMT_SBGGR10_1X10:
708 formats++;
709 if (xlate) {
710 xlate->host_fmt = &mx3_camera_formats[0];
711 xlate->code = code;
712 xlate++;
713 dev_dbg(dev, "Providing format %s using code %d\n",
714 mx3_camera_formats[0].name, code);
716 break;
717 case V4L2_MBUS_FMT_Y10_1X10:
718 formats++;
719 if (xlate) {
720 xlate->host_fmt = &mx3_camera_formats[1];
721 xlate->code = code;
722 xlate++;
723 dev_dbg(dev, "Providing format %s using code %d\n",
724 mx3_camera_formats[1].name, code);
726 break;
727 default:
728 if (!mx3_camera_packing_supported(fmt))
729 return 0;
732 /* Generic pass-through */
733 formats++;
734 if (xlate) {
735 xlate->host_fmt = fmt;
736 xlate->code = code;
737 xlate++;
738 dev_dbg(dev, "Providing format %x in pass-through mode\n",
739 xlate->host_fmt->fourcc);
742 return formats;
745 static void configure_geometry(struct mx3_camera_dev *mx3_cam,
746 unsigned int width, unsigned int height)
748 u32 ctrl, width_field, height_field;
750 /* Setup frame size - this cannot be changed on-the-fly... */
751 width_field = width - 1;
752 height_field = height - 1;
753 csi_reg_write(mx3_cam, width_field | (height_field << 16), CSI_SENS_FRM_SIZE);
755 csi_reg_write(mx3_cam, width_field << 16, CSI_FLASH_STROBE_1);
756 csi_reg_write(mx3_cam, (height_field << 16) | 0x22, CSI_FLASH_STROBE_2);
758 csi_reg_write(mx3_cam, width_field | (height_field << 16), CSI_ACT_FRM_SIZE);
760 /* ...and position */
761 ctrl = csi_reg_read(mx3_cam, CSI_OUT_FRM_CTRL) & 0xffff0000;
762 /* Sensor does the cropping */
763 csi_reg_write(mx3_cam, ctrl | 0 | (0 << 8), CSI_OUT_FRM_CTRL);
766 static int acquire_dma_channel(struct mx3_camera_dev *mx3_cam)
768 dma_cap_mask_t mask;
769 struct dma_chan *chan;
770 struct idmac_channel **ichan = &mx3_cam->idmac_channel[0];
771 /* We have to use IDMAC_IC_7 for Bayer / generic data */
772 struct dma_chan_request rq = {.mx3_cam = mx3_cam,
773 .id = IDMAC_IC_7};
775 if (*ichan) {
776 struct videobuf_buffer *vb, *_vb;
777 dma_release_channel(&(*ichan)->dma_chan);
778 *ichan = NULL;
779 mx3_cam->active = NULL;
780 list_for_each_entry_safe(vb, _vb, &mx3_cam->capture, queue) {
781 list_del_init(&vb->queue);
782 vb->state = VIDEOBUF_ERROR;
783 wake_up(&vb->done);
787 dma_cap_zero(mask);
788 dma_cap_set(DMA_SLAVE, mask);
789 dma_cap_set(DMA_PRIVATE, mask);
790 chan = dma_request_channel(mask, chan_filter, &rq);
791 if (!chan)
792 return -EBUSY;
794 *ichan = to_idmac_chan(chan);
795 (*ichan)->client = mx3_cam;
797 return 0;
801 * FIXME: learn to use stride != width, then we can keep stride properly aligned
802 * and support arbitrary (even) widths.
804 static inline void stride_align(__u32 *width)
806 if (((*width + 7) & ~7) < 4096)
807 *width = (*width + 7) & ~7;
808 else
809 *width = *width & ~7;
813 * As long as we don't implement host-side cropping and scaling, we can use
814 * default g_crop and cropcap from soc_camera.c
816 static int mx3_camera_set_crop(struct soc_camera_device *icd,
817 struct v4l2_crop *a)
819 struct v4l2_rect *rect = &a->c;
820 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
821 struct mx3_camera_dev *mx3_cam = ici->priv;
822 struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
823 struct v4l2_mbus_framefmt mf;
824 int ret;
826 soc_camera_limit_side(&rect->left, &rect->width, 0, 2, 4096);
827 soc_camera_limit_side(&rect->top, &rect->height, 0, 2, 4096);
829 ret = v4l2_subdev_call(sd, video, s_crop, a);
830 if (ret < 0)
831 return ret;
833 /* The capture device might have changed its output */
834 ret = v4l2_subdev_call(sd, video, g_mbus_fmt, &mf);
835 if (ret < 0)
836 return ret;
838 if (mf.width & 7) {
839 /* Ouch! We can only handle 8-byte aligned width... */
840 stride_align(&mf.width);
841 ret = v4l2_subdev_call(sd, video, s_mbus_fmt, &mf);
842 if (ret < 0)
843 return ret;
846 if (mf.width != icd->user_width || mf.height != icd->user_height) {
848 * We now know pixel formats and can decide upon DMA-channel(s)
849 * So far only direct camera-to-memory is supported
851 if (channel_change_requested(icd, rect)) {
852 ret = acquire_dma_channel(mx3_cam);
853 if (ret < 0)
854 return ret;
857 configure_geometry(mx3_cam, mf.width, mf.height);
860 dev_dbg(icd->dev.parent, "Sensor cropped %dx%d\n",
861 mf.width, mf.height);
863 icd->user_width = mf.width;
864 icd->user_height = mf.height;
866 return ret;
869 static int mx3_camera_set_fmt(struct soc_camera_device *icd,
870 struct v4l2_format *f)
872 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
873 struct mx3_camera_dev *mx3_cam = ici->priv;
874 struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
875 const struct soc_camera_format_xlate *xlate;
876 struct v4l2_pix_format *pix = &f->fmt.pix;
877 struct v4l2_mbus_framefmt mf;
878 int ret;
880 xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
881 if (!xlate) {
882 dev_warn(icd->dev.parent, "Format %x not found\n",
883 pix->pixelformat);
884 return -EINVAL;
887 stride_align(&pix->width);
888 dev_dbg(icd->dev.parent, "Set format %dx%d\n", pix->width, pix->height);
890 ret = acquire_dma_channel(mx3_cam);
891 if (ret < 0)
892 return ret;
895 * Might have to perform a complete interface initialisation like in
896 * ipu_csi_init_interface() in mxc_v4l2_s_param(). Also consider
897 * mxc_v4l2_s_fmt()
900 configure_geometry(mx3_cam, pix->width, pix->height);
902 mf.width = pix->width;
903 mf.height = pix->height;
904 mf.field = pix->field;
905 mf.colorspace = pix->colorspace;
906 mf.code = xlate->code;
908 ret = v4l2_subdev_call(sd, video, s_mbus_fmt, &mf);
909 if (ret < 0)
910 return ret;
912 if (mf.code != xlate->code)
913 return -EINVAL;
915 pix->width = mf.width;
916 pix->height = mf.height;
917 pix->field = mf.field;
918 pix->colorspace = mf.colorspace;
919 icd->current_fmt = xlate;
921 dev_dbg(icd->dev.parent, "Sensor set %dx%d\n", pix->width, pix->height);
923 return ret;
926 static int mx3_camera_try_fmt(struct soc_camera_device *icd,
927 struct v4l2_format *f)
929 struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
930 const struct soc_camera_format_xlate *xlate;
931 struct v4l2_pix_format *pix = &f->fmt.pix;
932 struct v4l2_mbus_framefmt mf;
933 __u32 pixfmt = pix->pixelformat;
934 int ret;
936 xlate = soc_camera_xlate_by_fourcc(icd, pixfmt);
937 if (pixfmt && !xlate) {
938 dev_warn(icd->dev.parent, "Format %x not found\n", pixfmt);
939 return -EINVAL;
942 /* limit to MX3 hardware capabilities */
943 if (pix->height > 4096)
944 pix->height = 4096;
945 if (pix->width > 4096)
946 pix->width = 4096;
948 pix->bytesperline = soc_mbus_bytes_per_line(pix->width,
949 xlate->host_fmt);
950 if (pix->bytesperline < 0)
951 return pix->bytesperline;
952 pix->sizeimage = pix->height * pix->bytesperline;
954 /* limit to sensor capabilities */
955 mf.width = pix->width;
956 mf.height = pix->height;
957 mf.field = pix->field;
958 mf.colorspace = pix->colorspace;
959 mf.code = xlate->code;
961 ret = v4l2_subdev_call(sd, video, try_mbus_fmt, &mf);
962 if (ret < 0)
963 return ret;
965 pix->width = mf.width;
966 pix->height = mf.height;
967 pix->colorspace = mf.colorspace;
969 switch (mf.field) {
970 case V4L2_FIELD_ANY:
971 pix->field = V4L2_FIELD_NONE;
972 break;
973 case V4L2_FIELD_NONE:
974 break;
975 default:
976 dev_err(icd->dev.parent, "Field type %d unsupported.\n",
977 mf.field);
978 ret = -EINVAL;
981 return ret;
984 static int mx3_camera_reqbufs(struct soc_camera_device *icd,
985 struct v4l2_requestbuffers *p)
987 return 0;
990 static unsigned int mx3_camera_poll(struct file *file, poll_table *pt)
992 struct soc_camera_device *icd = file->private_data;
994 return videobuf_poll_stream(file, &icd->vb_vidq, pt);
997 static int mx3_camera_querycap(struct soc_camera_host *ici,
998 struct v4l2_capability *cap)
1000 /* cap->name is set by the firendly caller:-> */
1001 strlcpy(cap->card, "i.MX3x Camera", sizeof(cap->card));
1002 cap->version = KERNEL_VERSION(0, 2, 2);
1003 cap->capabilities = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_STREAMING;
1005 return 0;
1008 static int mx3_camera_set_bus_param(struct soc_camera_device *icd, __u32 pixfmt)
1010 struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
1011 struct mx3_camera_dev *mx3_cam = ici->priv;
1012 unsigned long bus_flags, camera_flags, common_flags;
1013 u32 dw, sens_conf;
1014 const struct soc_mbus_pixelfmt *fmt;
1015 int buswidth;
1016 int ret;
1017 const struct soc_camera_format_xlate *xlate;
1018 struct device *dev = icd->dev.parent;
1020 fmt = soc_mbus_get_fmtdesc(icd->current_fmt->code);
1021 if (!fmt)
1022 return -EINVAL;
1024 buswidth = fmt->bits_per_sample;
1025 ret = test_platform_param(mx3_cam, buswidth, &bus_flags);
1027 xlate = soc_camera_xlate_by_fourcc(icd, pixfmt);
1028 if (!xlate) {
1029 dev_warn(dev, "Format %x not found\n", pixfmt);
1030 return -EINVAL;
1033 dev_dbg(dev, "requested bus width %d bit: %d\n", buswidth, ret);
1035 if (ret < 0)
1036 return ret;
1038 camera_flags = icd->ops->query_bus_param(icd);
1040 common_flags = soc_camera_bus_param_compatible(camera_flags, bus_flags);
1041 dev_dbg(dev, "Flags cam: 0x%lx host: 0x%lx common: 0x%lx\n",
1042 camera_flags, bus_flags, common_flags);
1043 if (!common_flags) {
1044 dev_dbg(dev, "no common flags");
1045 return -EINVAL;
1048 /* Make choices, based on platform preferences */
1049 if ((common_flags & SOCAM_HSYNC_ACTIVE_HIGH) &&
1050 (common_flags & SOCAM_HSYNC_ACTIVE_LOW)) {
1051 if (mx3_cam->platform_flags & MX3_CAMERA_HSP)
1052 common_flags &= ~SOCAM_HSYNC_ACTIVE_HIGH;
1053 else
1054 common_flags &= ~SOCAM_HSYNC_ACTIVE_LOW;
1057 if ((common_flags & SOCAM_VSYNC_ACTIVE_HIGH) &&
1058 (common_flags & SOCAM_VSYNC_ACTIVE_LOW)) {
1059 if (mx3_cam->platform_flags & MX3_CAMERA_VSP)
1060 common_flags &= ~SOCAM_VSYNC_ACTIVE_HIGH;
1061 else
1062 common_flags &= ~SOCAM_VSYNC_ACTIVE_LOW;
1065 if ((common_flags & SOCAM_DATA_ACTIVE_HIGH) &&
1066 (common_flags & SOCAM_DATA_ACTIVE_LOW)) {
1067 if (mx3_cam->platform_flags & MX3_CAMERA_DP)
1068 common_flags &= ~SOCAM_DATA_ACTIVE_HIGH;
1069 else
1070 common_flags &= ~SOCAM_DATA_ACTIVE_LOW;
1073 if ((common_flags & SOCAM_PCLK_SAMPLE_RISING) &&
1074 (common_flags & SOCAM_PCLK_SAMPLE_FALLING)) {
1075 if (mx3_cam->platform_flags & MX3_CAMERA_PCP)
1076 common_flags &= ~SOCAM_PCLK_SAMPLE_RISING;
1077 else
1078 common_flags &= ~SOCAM_PCLK_SAMPLE_FALLING;
1082 * Make the camera work in widest common mode, we'll take care of
1083 * the rest
1085 if (common_flags & SOCAM_DATAWIDTH_15)
1086 common_flags = (common_flags & ~SOCAM_DATAWIDTH_MASK) |
1087 SOCAM_DATAWIDTH_15;
1088 else if (common_flags & SOCAM_DATAWIDTH_10)
1089 common_flags = (common_flags & ~SOCAM_DATAWIDTH_MASK) |
1090 SOCAM_DATAWIDTH_10;
1091 else if (common_flags & SOCAM_DATAWIDTH_8)
1092 common_flags = (common_flags & ~SOCAM_DATAWIDTH_MASK) |
1093 SOCAM_DATAWIDTH_8;
1094 else
1095 common_flags = (common_flags & ~SOCAM_DATAWIDTH_MASK) |
1096 SOCAM_DATAWIDTH_4;
1098 ret = icd->ops->set_bus_param(icd, common_flags);
1099 if (ret < 0) {
1100 dev_dbg(dev, "camera set_bus_param(%lx) returned %d\n",
1101 common_flags, ret);
1102 return ret;
1106 * So far only gated clock mode is supported. Add a line
1107 * (3 << CSI_SENS_CONF_SENS_PRTCL_SHIFT) |
1108 * below and select the required mode when supporting other
1109 * synchronisation protocols.
1111 sens_conf = csi_reg_read(mx3_cam, CSI_SENS_CONF) &
1112 ~((1 << CSI_SENS_CONF_VSYNC_POL_SHIFT) |
1113 (1 << CSI_SENS_CONF_HSYNC_POL_SHIFT) |
1114 (1 << CSI_SENS_CONF_DATA_POL_SHIFT) |
1115 (1 << CSI_SENS_CONF_PIX_CLK_POL_SHIFT) |
1116 (3 << CSI_SENS_CONF_DATA_FMT_SHIFT) |
1117 (3 << CSI_SENS_CONF_DATA_WIDTH_SHIFT));
1119 /* TODO: Support RGB and YUV formats */
1121 /* This has been set in mx3_camera_activate(), but we clear it above */
1122 sens_conf |= CSI_SENS_CONF_DATA_FMT_BAYER;
1124 if (common_flags & SOCAM_PCLK_SAMPLE_FALLING)
1125 sens_conf |= 1 << CSI_SENS_CONF_PIX_CLK_POL_SHIFT;
1126 if (common_flags & SOCAM_HSYNC_ACTIVE_LOW)
1127 sens_conf |= 1 << CSI_SENS_CONF_HSYNC_POL_SHIFT;
1128 if (common_flags & SOCAM_VSYNC_ACTIVE_LOW)
1129 sens_conf |= 1 << CSI_SENS_CONF_VSYNC_POL_SHIFT;
1130 if (common_flags & SOCAM_DATA_ACTIVE_LOW)
1131 sens_conf |= 1 << CSI_SENS_CONF_DATA_POL_SHIFT;
1133 /* Just do what we're asked to do */
1134 switch (xlate->host_fmt->bits_per_sample) {
1135 case 4:
1136 dw = 0 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
1137 break;
1138 case 8:
1139 dw = 1 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
1140 break;
1141 case 10:
1142 dw = 2 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
1143 break;
1144 default:
1146 * Actually it can only be 15 now, default is just to silence
1147 * compiler warnings
1149 case 15:
1150 dw = 3 << CSI_SENS_CONF_DATA_WIDTH_SHIFT;
1153 csi_reg_write(mx3_cam, sens_conf | dw, CSI_SENS_CONF);
1155 dev_dbg(dev, "Set SENS_CONF to %x\n", sens_conf | dw);
1157 return 0;
1160 static struct soc_camera_host_ops mx3_soc_camera_host_ops = {
1161 .owner = THIS_MODULE,
1162 .add = mx3_camera_add_device,
1163 .remove = mx3_camera_remove_device,
1164 .set_crop = mx3_camera_set_crop,
1165 .set_fmt = mx3_camera_set_fmt,
1166 .try_fmt = mx3_camera_try_fmt,
1167 .get_formats = mx3_camera_get_formats,
1168 .init_videobuf = mx3_camera_init_videobuf,
1169 .reqbufs = mx3_camera_reqbufs,
1170 .poll = mx3_camera_poll,
1171 .querycap = mx3_camera_querycap,
1172 .set_bus_param = mx3_camera_set_bus_param,
1175 static int __devinit mx3_camera_probe(struct platform_device *pdev)
1177 struct mx3_camera_dev *mx3_cam;
1178 struct resource *res;
1179 void __iomem *base;
1180 int err = 0;
1181 struct soc_camera_host *soc_host;
1183 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1184 if (!res) {
1185 err = -ENODEV;
1186 goto egetres;
1189 mx3_cam = vmalloc(sizeof(*mx3_cam));
1190 if (!mx3_cam) {
1191 dev_err(&pdev->dev, "Could not allocate mx3 camera object\n");
1192 err = -ENOMEM;
1193 goto ealloc;
1195 memset(mx3_cam, 0, sizeof(*mx3_cam));
1197 mx3_cam->clk = clk_get(&pdev->dev, NULL);
1198 if (IS_ERR(mx3_cam->clk)) {
1199 err = PTR_ERR(mx3_cam->clk);
1200 goto eclkget;
1203 mx3_cam->pdata = pdev->dev.platform_data;
1204 mx3_cam->platform_flags = mx3_cam->pdata->flags;
1205 if (!(mx3_cam->platform_flags & (MX3_CAMERA_DATAWIDTH_4 |
1206 MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10 |
1207 MX3_CAMERA_DATAWIDTH_15))) {
1209 * Platform hasn't set available data widths. This is bad.
1210 * Warn and use a default.
1212 dev_warn(&pdev->dev, "WARNING! Platform hasn't set available "
1213 "data widths, using default 8 bit\n");
1214 mx3_cam->platform_flags |= MX3_CAMERA_DATAWIDTH_8;
1217 mx3_cam->mclk = mx3_cam->pdata->mclk_10khz * 10000;
1218 if (!mx3_cam->mclk) {
1219 dev_warn(&pdev->dev,
1220 "mclk_10khz == 0! Please, fix your platform data. "
1221 "Using default 20MHz\n");
1222 mx3_cam->mclk = 20000000;
1225 /* list of video-buffers */
1226 INIT_LIST_HEAD(&mx3_cam->capture);
1227 spin_lock_init(&mx3_cam->lock);
1229 base = ioremap(res->start, resource_size(res));
1230 if (!base) {
1231 pr_err("Couldn't map %x@%x\n", resource_size(res), res->start);
1232 err = -ENOMEM;
1233 goto eioremap;
1236 mx3_cam->base = base;
1238 soc_host = &mx3_cam->soc_host;
1239 soc_host->drv_name = MX3_CAM_DRV_NAME;
1240 soc_host->ops = &mx3_soc_camera_host_ops;
1241 soc_host->priv = mx3_cam;
1242 soc_host->v4l2_dev.dev = &pdev->dev;
1243 soc_host->nr = pdev->id;
1245 err = soc_camera_host_register(soc_host);
1246 if (err)
1247 goto ecamhostreg;
1249 /* IDMAC interface */
1250 dmaengine_get();
1252 return 0;
1254 ecamhostreg:
1255 iounmap(base);
1256 eioremap:
1257 clk_put(mx3_cam->clk);
1258 eclkget:
1259 vfree(mx3_cam);
1260 ealloc:
1261 egetres:
1262 return err;
1265 static int __devexit mx3_camera_remove(struct platform_device *pdev)
1267 struct soc_camera_host *soc_host = to_soc_camera_host(&pdev->dev);
1268 struct mx3_camera_dev *mx3_cam = container_of(soc_host,
1269 struct mx3_camera_dev, soc_host);
1271 clk_put(mx3_cam->clk);
1273 soc_camera_host_unregister(soc_host);
1275 iounmap(mx3_cam->base);
1278 * The channel has either not been allocated,
1279 * or should have been released
1281 if (WARN_ON(mx3_cam->idmac_channel[0]))
1282 dma_release_channel(&mx3_cam->idmac_channel[0]->dma_chan);
1284 vfree(mx3_cam);
1286 dmaengine_put();
1288 dev_info(&pdev->dev, "i.MX3x Camera driver unloaded\n");
1290 return 0;
1293 static struct platform_driver mx3_camera_driver = {
1294 .driver = {
1295 .name = MX3_CAM_DRV_NAME,
1297 .probe = mx3_camera_probe,
1298 .remove = __devexit_p(mx3_camera_remove),
1302 static int __init mx3_camera_init(void)
1304 return platform_driver_register(&mx3_camera_driver);
1307 static void __exit mx3_camera_exit(void)
1309 platform_driver_unregister(&mx3_camera_driver);
1312 module_init(mx3_camera_init);
1313 module_exit(mx3_camera_exit);
1315 MODULE_DESCRIPTION("i.MX3x SoC Camera Host driver");
1316 MODULE_AUTHOR("Guennadi Liakhovetski <lg@denx.de>");
1317 MODULE_LICENSE("GPL v2");
1318 MODULE_ALIAS("platform:" MX3_CAM_DRV_NAME);