include/asm-i386/tlbflush.h

   1 #ifndef _I386_TLBFLUSH_H
   2 #define _I386_TLBFLUSH_H
   3
   4 #include <linux/mm.h>
   5 #include <asm/processor.h>
   6
   7 #ifdef CONFIG_PARAVIRT
   8 #include <asm/paravirt.h>
   9 #else
  10 #define __flush_tlb() __native_flush_tlb()
  11 #define __flush_tlb_global() __native_flush_tlb_global()
  12 #define __flush_tlb_single(addr) __native_flush_tlb_single(addr)
  13 #endif
  14
  15 #define __native_flush_tlb()                                            \
  16         do {                                                            \
  17                 unsigned int tmpreg;                                    \
  18                                                                         \
  19                 __asm__ __volatile__(                                   \
  20                         "movl %%cr3, %0;              \n"               \
  21                         "movl %0, %%cr3;  # flush TLB \n"               \
  22                         : "=r" (tmpreg)                                 \
  23                         :: "memory");                                   \
  24         } while (0)
  25
  26 /*
  27  * Global pages have to be flushed a bit differently. Not a real
  28  * performance problem because this does not happen often.
  29  */
  30 #define __native_flush_tlb_global()                                     \
  31         do {                                                            \
  32                 unsigned int tmpreg, cr4, cr4_orig;                     \
  33                                                                         \
  34                 __asm__ __volatile__(                                   \
  35                         "movl %%cr4, %2;  # turn off PGE     \n"        \
  36                         "movl %2, %1;                        \n"        \
  37                         "andl %3, %1;                        \n"        \
  38                         "movl %1, %%cr4;                     \n"        \
  39                         "movl %%cr3, %0;                     \n"        \
  40                         "movl %0, %%cr3;  # flush TLB        \n"        \
  41                         "movl %2, %%cr4;  # turn PGE back on \n"        \
  42                         : "=&r" (tmpreg), "=&r" (cr4), "=&r" (cr4_orig) \
  43                         : "i" (~X86_CR4_PGE)                            \
  44                         : "memory");                                    \
  45         } while (0)
  46
  47 #define __native_flush_tlb_single(addr)                                 \
  48         __asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory")
  49
  50 # define __flush_tlb_all()                                              \
  51         do {                                                            \
  52                 if (cpu_has_pge)                                        \
  53                         __flush_tlb_global();                           \
  54                 else                                                    \
  55                         __flush_tlb();                                  \
  56         } while (0)
  57
  58 #define cpu_has_invlpg  (boot_cpu_data.x86 > 3)
  59
  60 #ifdef CONFIG_X86_INVLPG
  61 # define __flush_tlb_one(addr) __flush_tlb_single(addr)
  62 #else
  63 # define __flush_tlb_one(addr)                                          \
  64         do {                                                            \
  65                 if (cpu_has_invlpg)                                     \
  66                         __flush_tlb_single(addr);                       \
  67                 else                                                    \
  68                         __flush_tlb();                                  \
  69         } while (0)
  70 #endif
  71
  72 /*
  73  * TLB flushing:
  74  *
  75  *  - flush_tlb() flushes the current mm struct TLBs
  76  *  - flush_tlb_all() flushes all processes TLBs
  77  *  - flush_tlb_mm(mm) flushes the specified mm context TLB's
  78  *  - flush_tlb_page(vma, vmaddr) flushes one page
  79  *  - flush_tlb_range(vma, start, end) flushes a range of pages
  80  *  - flush_tlb_kernel_range(start, end) flushes a range of kernel pages
  81  *  - flush_tlb_pgtables(mm, start, end) flushes a range of page tables
  82  *  - flush_tlb_others(cpumask, mm, va) flushes a TLBs on other cpus
  83  *
  84  * ..but the i386 has somewhat limited tlb flushing capabilities,
  85  * and page-granular flushes are available only on i486 and up.
  86  */
  87
  88 #define TLB_FLUSH_ALL   0xffffffff
  89
  90
  91 #ifndef CONFIG_SMP
  92
  93 #define flush_tlb() __flush_tlb()
  94 #define flush_tlb_all() __flush_tlb_all()
  95 #define local_flush_tlb() __flush_tlb()
  96
  97 static inline void flush_tlb_mm(struct mm_struct *mm)
  98 {
  99         if (mm == current->active_mm)
 100                 __flush_tlb();
 101 }
 102
 103 static inline void flush_tlb_page(struct vm_area_struct *vma,
 104         unsigned long addr)
 105 {
 106         if (vma->vm_mm == current->active_mm)
 107                 __flush_tlb_one(addr);
 108 }
 109
 110 static inline void flush_tlb_range(struct vm_area_struct *vma,
 111         unsigned long start, unsigned long end)
 112 {
 113         if (vma->vm_mm == current->active_mm)
 114                 __flush_tlb();
 115 }
 116
 117 static inline void native_flush_tlb_others(const cpumask_t *cpumask,
 118                                            struct mm_struct *mm, unsigned long va)
 119 {
 120 }
 121
 122 #else  /* SMP */
 123
 124 #include <asm/smp.h>
 125
 126 #define local_flush_tlb() \
 127         __flush_tlb()
 128
 129 extern void flush_tlb_all(void);
 130 extern void flush_tlb_current_task(void);
 131 extern void flush_tlb_mm(struct mm_struct *);
 132 extern void flush_tlb_page(struct vm_area_struct *, unsigned long);
 133
 134 #define flush_tlb()     flush_tlb_current_task()
 135
 136 static inline void flush_tlb_range(struct vm_area_struct * vma, unsigned long start, unsigned long end)
 137 {
 138         flush_tlb_mm(vma->vm_mm);
 139 }
 140
 141 void native_flush_tlb_others(const cpumask_t *cpumask, struct mm_struct *mm,
 142                              unsigned long va);
 143
 144 #define TLBSTATE_OK     1
 145 #define TLBSTATE_LAZY   2
 146
 147 struct tlb_state
 148 {
 149         struct mm_struct *active_mm;
 150         int state;
 151         char __cacheline_padding[L1_CACHE_BYTES-8];
 152 };
 153 DECLARE_PER_CPU(struct tlb_state, cpu_tlbstate);
 154 #endif  /* SMP */
 155
 156 #ifndef CONFIG_PARAVIRT
 157 #define flush_tlb_others(mask, mm, va)          \
 158         native_flush_tlb_others(&mask, mm, va)
 159 #endif
 160
 161 #define flush_tlb_kernel_range(start, end) flush_tlb_all()
 162
 163 static inline void flush_tlb_pgtables(struct mm_struct *mm,
 164                                       unsigned long start, unsigned long end)
 165 {
 166         /* i386 does not keep any page table caches in TLB */
 167 }
 168
 169 #endif /* _I386_TLBFLUSH_H */