2 * Copyright (C) 2000 Deep Blue Solutions Ltd
3 * Copyright (C) 2002 Shane Nay (shane@minirl.com)
4 * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 #include <linux/platform_device.h>
22 #include <linux/mtd/mtd.h>
23 #include <linux/mtd/physmap.h>
24 #include <linux/gpio.h>
25 #include <mach/common.h>
26 #include <mach/hardware.h>
27 #include <asm/mach-types.h>
28 #include <asm/mach/arch.h>
29 #include <asm/mach/time.h>
30 #include <asm/mach/map.h>
31 #include <mach/imx-uart.h>
32 #include <mach/imxfb.h>
33 #include <mach/iomux-mx21.h>
34 #include <mach/mxc_nand.h>
40 * Memory-mapped I/O on MX21ADS base board
42 #define MX21ADS_MMIO_BASE_ADDR 0xf5000000
43 #define MX21ADS_MMIO_SIZE SZ_16M
45 #define MX21ADS_REG_ADDR(offset) (void __force __iomem *) \
46 (MX21ADS_MMIO_BASE_ADDR + (offset))
48 #define MX21ADS_CS8900A_IRQ IRQ_GPIOE(11)
49 #define MX21ADS_CS8900A_IOBASE_REG MX21ADS_REG_ADDR(0x000000)
50 #define MX21ADS_ST16C255_IOBASE_REG MX21ADS_REG_ADDR(0x200000)
51 #define MX21ADS_VERSION_REG MX21ADS_REG_ADDR(0x400000)
52 #define MX21ADS_IO_REG MX21ADS_REG_ADDR(0x800000)
54 /* MX21ADS_IO_REG bit definitions */
55 #define MX21ADS_IO_SD_WP 0x0001 /* read */
56 #define MX21ADS_IO_TP6 0x0001 /* write */
57 #define MX21ADS_IO_SW_SEL 0x0002 /* read */
58 #define MX21ADS_IO_TP7 0x0002 /* write */
59 #define MX21ADS_IO_RESET_E_UART 0x0004
60 #define MX21ADS_IO_RESET_BASE 0x0008
61 #define MX21ADS_IO_CSI_CTL2 0x0010
62 #define MX21ADS_IO_CSI_CTL1 0x0020
63 #define MX21ADS_IO_CSI_CTL0 0x0040
64 #define MX21ADS_IO_UART1_EN 0x0080
65 #define MX21ADS_IO_UART4_EN 0x0100
66 #define MX21ADS_IO_LCDON 0x0200
67 #define MX21ADS_IO_IRDA_EN 0x0400
68 #define MX21ADS_IO_IRDA_FIR_SEL 0x0800
69 #define MX21ADS_IO_IRDA_MD0_B 0x1000
70 #define MX21ADS_IO_IRDA_MD1 0x2000
71 #define MX21ADS_IO_LED4_ON 0x4000
72 #define MX21ADS_IO_LED3_ON 0x8000
74 static unsigned int mx21ads_pins
[] = {
77 (GPIO_PORTE
| GPIO_GPIO
| GPIO_IN
| 11),
85 /* UART3 (IrDA) - only TXD and RXD */
114 PA24_PF_REV
, /* Sharp panel dedicated signal */
115 PA25_PF_CLS
, /* Sharp panel dedicated signal */
116 PA26_PF_PS
, /* Sharp panel dedicated signal */
117 PA27_PF_SPL_SPR
, /* Sharp panel dedicated signal */
149 /* ADS's NOR flash: 2x AM29BDS128HE9VKI on 32-bit bus */
150 static struct physmap_flash_data mx21ads_flash_data
= {
154 static struct resource mx21ads_flash_resource
= {
155 .start
= MX21_CS0_BASE_ADDR
,
156 .end
= MX21_CS0_BASE_ADDR
+ 0x02000000 - 1,
157 .flags
= IORESOURCE_MEM
,
160 static struct platform_device mx21ads_nor_mtd_device
= {
161 .name
= "physmap-flash",
164 .platform_data
= &mx21ads_flash_data
,
167 .resource
= &mx21ads_flash_resource
,
170 static struct imxuart_platform_data uart_pdata
= {
171 .flags
= IMXUART_HAVE_RTSCTS
,
174 static struct imxuart_platform_data uart_norts_pdata
= {
178 static int mx21ads_fb_init(struct platform_device
*pdev
)
182 tmp
= __raw_readw(MX21ADS_IO_REG
);
183 tmp
|= MX21ADS_IO_LCDON
;
184 __raw_writew(tmp
, MX21ADS_IO_REG
);
188 static void mx21ads_fb_exit(struct platform_device
*pdev
)
192 tmp
= __raw_readw(MX21ADS_IO_REG
);
193 tmp
&= ~MX21ADS_IO_LCDON
;
194 __raw_writew(tmp
, MX21ADS_IO_REG
);
198 * Connected is a portrait Sharp-QVGA display
199 * of type: LQ035Q7DB02
201 static struct imx_fb_videomode mx21ads_modes
[] = {
204 .name
= "Sharp-LQ035Q7",
208 .pixclock
= 188679, /* in ps (5.3MHz) */
221 static struct imx_fb_platform_data mx21ads_fb_data
= {
222 .mode
= mx21ads_modes
,
223 .num_modes
= ARRAY_SIZE(mx21ads_modes
),
229 .init
= mx21ads_fb_init
,
230 .exit
= mx21ads_fb_exit
,
233 static int mx21ads_sdhc_get_ro(struct device
*dev
)
235 return (__raw_readw(MX21ADS_IO_REG
) & MX21ADS_IO_SD_WP
) ? 1 : 0;
238 static int mx21ads_sdhc_init(struct device
*dev
, irq_handler_t detect_irq
,
243 ret
= request_irq(IRQ_GPIOD(25), detect_irq
,
244 IRQF_TRIGGER_FALLING
, "mmc-detect", data
);
252 static void mx21ads_sdhc_exit(struct device
*dev
, void *data
)
254 free_irq(IRQ_GPIOD(25), data
);
257 static struct imxmmc_platform_data mx21ads_sdhc_pdata
= {
258 .ocr_avail
= MMC_VDD_29_30
| MMC_VDD_30_31
, /* 3.0V */
259 .get_ro
= mx21ads_sdhc_get_ro
,
260 .init
= mx21ads_sdhc_init
,
261 .exit
= mx21ads_sdhc_exit
,
264 static struct mxc_nand_platform_data mx21ads_nand_board_info
= {
269 static struct map_desc mx21ads_io_desc
[] __initdata
= {
271 * Memory-mapped I/O on MX21ADS Base board:
272 * - CS8900A Ethernet controller
274 * - CPU and Base board version
275 * - Base board I/O register
278 .virtual = MX21ADS_MMIO_BASE_ADDR
,
279 .pfn
= __phys_to_pfn(MX21_CS1_BASE_ADDR
),
280 .length
= MX21ADS_MMIO_SIZE
,
285 static void __init
mx21ads_map_io(void)
288 iotable_init(mx21ads_io_desc
, ARRAY_SIZE(mx21ads_io_desc
));
291 static struct platform_device
*platform_devices
[] __initdata
= {
292 &mx21ads_nor_mtd_device
,
295 static void __init
mx21ads_board_init(void)
297 mxc_gpio_setup_multiple_pins(mx21ads_pins
, ARRAY_SIZE(mx21ads_pins
),
300 mxc_register_device(&imx2x_uart_device0
, &uart_pdata
);
301 mxc_register_device(&imx2x_uart_device2
, &uart_norts_pdata
);
302 mxc_register_device(&imx2x_uart_device3
, &uart_pdata
);
303 mxc_register_device(&mxc_fb_device
, &mx21ads_fb_data
);
304 mxc_register_device(&mxc_sdhc_device0
, &mx21ads_sdhc_pdata
);
305 mxc_register_device(&imx21_nand_device
, &mx21ads_nand_board_info
);
307 platform_add_devices(platform_devices
, ARRAY_SIZE(platform_devices
));
310 static void __init
mx21ads_timer_init(void)
312 mx21_clocks_init(32768, 26000000);
315 static struct sys_timer mx21ads_timer
= {
316 .init
= mx21ads_timer_init
,
319 MACHINE_START(MX21ADS
, "Freescale i.MX21ADS")
320 /* maintainer: Freescale Semiconductor, Inc. */
321 .phys_io
= MX21_AIPI_BASE_ADDR
,
322 .io_pg_offst
= ((MX21_AIPI_BASE_ADDR_VIRT
) >> 18) & 0xfffc,
323 .boot_params
= MX21_PHYS_OFFSET
+ 0x100,
324 .map_io
= mx21ads_map_io
,
325 .init_irq
= mx21_init_irq
,
326 .init_machine
= mx21ads_board_init
,
327 .timer
= &mx21ads_timer
,