?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[PATCH] ARM: Fixup missing includes in arch/arm/mm/proc-<cputype>.S
[linux-2.6/kvm.git] / drivers / scsi / ata_piix.c
blob94b1261a259d934d5a5506e22f215fa3af0854e0
1 /*
2 * ata_piix.c - Intel PATA/SATA controllers
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 *
9 * Copyright 2003-2005 Red Hat Inc
10 * Copyright 2003-2005 Jeff Garzik
11 *
12 *
13 * Copyright header from piix.c:
14 *
15 * Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
16 * Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
17 * Copyright (C) 2003 Red Hat Inc <alan@redhat.com>
18 *
19 *
20 * This program is free software; you can redistribute it and/or modify
21 * it under the terms of the GNU General Public License as published by
22 * the Free Software Foundation; either version 2, or (at your option)
23 * any later version.
24 *
25 * This program is distributed in the hope that it will be useful,
26 * but WITHOUT ANY WARRANTY; without even the implied warranty of
27 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 * GNU General Public License for more details.
29 *
30 * You should have received a copy of the GNU General Public License
31 * along with this program; see the file COPYING. If not, write to
32 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
33 *
34 *
35 * libata documentation is available via 'make {ps|pdf}docs',
36 * as Documentation/DocBook/libata.*
37 *
38 * Hardware documentation available at http://developer.intel.com/
39 *
40 * Documentation
41 * Publically available from Intel web site. Errata documentation
42 * is also publically available. As an aide to anyone hacking on this
43 * driver the list of errata that are relevant is below.going back to
44 * PIIX4. Older device documentation is now a bit tricky to find.
45 *
46 * The chipsets all follow very much the same design. The orginal Triton
47 * series chipsets do _not_ support independant device timings, but this
48 * is fixed in Triton II. With the odd mobile exception the chips then
49 * change little except in gaining more modes until SATA arrives. This
50 * driver supports only the chips with independant timing (that is those
51 * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix
52 * for the early chip drivers.
53 *
54 * Errata of note:
55 *
56 * Unfixable
57 * PIIX4 errata #9 - Only on ultra obscure hw
58 * ICH3 errata #13 - Not observed to affect real hw
59 * by Intel
60 *
61 * Things we must deal with
62 * PIIX4 errata #10 - BM IDE hang with non UDMA
63 * (must stop/start dma to recover)
64 * 440MX errata #15 - As PIIX4 errata #10
65 * PIIX4 errata #15 - Must not read control registers
66 * during a PIO transfer
67 * 440MX errata #13 - As PIIX4 errata #15
68 * ICH2 errata #21 - DMA mode 0 doesn't work right
69 * ICH0/1 errata #55 - As ICH2 errata #21
70 * ICH2 spec c #9 - Extra operations needed to handle
71 * drive hotswap [NOT YET SUPPORTED]
72 * ICH2 spec c #20 - IDE PRD must not cross a 64K boundary
73 * and must be dword aligned
74 * ICH2 spec c #24 - UDMA mode 4,5 t85/86 should be 6ns not 3.3
75 *
76 * Should have been BIOS fixed:
77 * 450NX: errata #19 - DMA hangs on old 450NX
78 * 450NX: errata #20 - DMA hangs on old 450NX
79 * 450NX: errata #25 - Corruption with DMA on old 450NX
80 * ICH3 errata #15 - IDE deadlock under high load
81 * (BIOS must set dev 31 fn 0 bit 23)
82 * ICH3 errata #18 - Don't use native mode
83 */
84
85 #include <linux/kernel.h>
86 #include <linux/module.h>
87 #include <linux/pci.h>
88 #include <linux/init.h>
89 #include <linux/blkdev.h>
90 #include <linux/delay.h>
91 #include <linux/device.h>
92 #include <scsi/scsi_host.h>
93 #include <linux/libata.h>
94
95 #define DRV_NAME "ata_piix"
96 #define DRV_VERSION "2.00"
97
98 enum {
99 PIIX_IOCFG = 0x54, /* IDE I/O configuration register */
100 ICH5_PMR = 0x90, /* port mapping register */
101 ICH5_PCS = 0x92, /* port control and status */
102 PIIX_SCC = 0x0A, /* sub-class code register */
103
104 PIIX_FLAG_IGNORE_PCS = (1 << 25), /* ignore PCS present bits */
105 PIIX_FLAG_SCR = (1 << 26), /* SCR available */
106 PIIX_FLAG_AHCI = (1 << 27), /* AHCI possible */
107 PIIX_FLAG_CHECKINTR = (1 << 28), /* make sure PCI INTx enabled */
108 PIIX_FLAG_COMBINED = (1 << 29), /* combined mode possible */
109 /* ICH6/7 use different scheme for map value */
110 PIIX_FLAG_COMBINED_ICH6 = PIIX_FLAG_COMBINED | (1 << 30),
111
112 /* combined mode. if set, PATA is channel 0.
113 * if clear, PATA is channel 1.
114 */
115 PIIX_PORT_ENABLED = (1 << 0),
116 PIIX_PORT_PRESENT = (1 << 4),
117
118 PIIX_80C_PRI = (1 << 5) | (1 << 4),
119 PIIX_80C_SEC = (1 << 7) | (1 << 6),
120
121 /* controller IDs */
122 piix4_pata = 0,
123 ich5_pata = 1,
124 ich5_sata = 2,
125 esb_sata = 3,
126 ich6_sata = 4,
127 ich6_sata_ahci = 5,
128 ich6m_sata_ahci = 6,
129
130 /* constants for mapping table */
131 P0 = 0, /* port 0 */
132 P1 = 1, /* port 1 */
133 P2 = 2, /* port 2 */
134 P3 = 3, /* port 3 */
135 IDE = -1, /* IDE */
136 NA = -2, /* not avaliable */
137 RV = -3, /* reserved */
138
139 PIIX_AHCI_DEVICE = 6,
140 };
141
142 struct piix_map_db {
143 const u32 mask;
144 const int map[][4];
145 };
146
147 static int piix_init_one (struct pci_dev *pdev,
148 const struct pci_device_id *ent);
149 static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev);
150 static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev);
151 static void piix_pata_error_handler(struct ata_port *ap);
152 static void piix_sata_error_handler(struct ata_port *ap);
153
154 static unsigned int in_module_init = 1;
155
156 static const struct pci_device_id piix_pci_tbl[] = {
157 #ifdef ATA_ENABLE_PATA
158 { 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix4_pata },
159 { 0x8086, 0x24db, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
160 { 0x8086, 0x25a2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
161 { 0x8086, 0x27df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
162 #endif
163
164 /* NOTE: The following PCI ids must be kept in sync with the
165 * list in drivers/pci/quirks.c.
166 */
167
168 /* 82801EB (ICH5) */
169 { 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
170 /* 82801EB (ICH5) */
171 { 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
172 /* 6300ESB (ICH5 variant with broken PCS present bits) */
173 { 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
174 /* 6300ESB pretending RAID */
175 { 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
176 /* 82801FB/FW (ICH6/ICH6W) */
177 { 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
178 /* 82801FR/FRW (ICH6R/ICH6RW) */
179 { 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
180 /* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented) */
181 { 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
182 /* 82801GB/GR/GH (ICH7, identical to ICH6) */
183 { 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
184 /* 2801GBM/GHM (ICH7M, identical to ICH6M) */
185 { 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
186 /* Enterprise Southbridge 2 (where's the datasheet?) */
187 { 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
188 /* SATA Controller 1 IDE (ICH8, no datasheet yet) */
189 { 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
190 /* SATA Controller 2 IDE (ICH8, ditto) */
191 { 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
192 /* Mobile SATA Controller IDE (ICH8M, ditto) */
193 { 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
194
195 { } /* terminate list */
196 };
197
198 static struct pci_driver piix_pci_driver = {
199 .name = DRV_NAME,
200 .id_table = piix_pci_tbl,
201 .probe = piix_init_one,
202 .remove = ata_pci_remove_one,
203 .suspend = ata_pci_device_suspend,
204 .resume = ata_pci_device_resume,
205 };
206
207 static struct scsi_host_template piix_sht = {
208 .module = THIS_MODULE,
209 .name = DRV_NAME,
210 .ioctl = ata_scsi_ioctl,
211 .queuecommand = ata_scsi_queuecmd,
212 .can_queue = ATA_DEF_QUEUE,
213 .this_id = ATA_SHT_THIS_ID,
214 .sg_tablesize = LIBATA_MAX_PRD,
215 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
216 .emulated = ATA_SHT_EMULATED,
217 .use_clustering = ATA_SHT_USE_CLUSTERING,
218 .proc_name = DRV_NAME,
219 .dma_boundary = ATA_DMA_BOUNDARY,
220 .slave_configure = ata_scsi_slave_config,
221 .slave_destroy = ata_scsi_slave_destroy,
222 .bios_param = ata_std_bios_param,
223 .resume = ata_scsi_device_resume,
224 .suspend = ata_scsi_device_suspend,
225 };
226
227 static const struct ata_port_operations piix_pata_ops = {
228 .port_disable = ata_port_disable,
229 .set_piomode = piix_set_piomode,
230 .set_dmamode = piix_set_dmamode,
231 .mode_filter = ata_pci_default_filter,
232
233 .tf_load = ata_tf_load,
234 .tf_read = ata_tf_read,
235 .check_status = ata_check_status,
236 .exec_command = ata_exec_command,
237 .dev_select = ata_std_dev_select,
238
239 .bmdma_setup = ata_bmdma_setup,
240 .bmdma_start = ata_bmdma_start,
241 .bmdma_stop = ata_bmdma_stop,
242 .bmdma_status = ata_bmdma_status,
243 .qc_prep = ata_qc_prep,
244 .qc_issue = ata_qc_issue_prot,
245 .data_xfer = ata_pio_data_xfer,
246
247 .freeze = ata_bmdma_freeze,
248 .thaw = ata_bmdma_thaw,
249 .error_handler = piix_pata_error_handler,
250 .post_internal_cmd = ata_bmdma_post_internal_cmd,
251
252 .irq_handler = ata_interrupt,
253 .irq_clear = ata_bmdma_irq_clear,
254
255 .port_start = ata_port_start,
256 .port_stop = ata_port_stop,
257 .host_stop = ata_host_stop,
258 };
259
260 static const struct ata_port_operations piix_sata_ops = {
261 .port_disable = ata_port_disable,
262
263 .tf_load = ata_tf_load,
264 .tf_read = ata_tf_read,
265 .check_status = ata_check_status,
266 .exec_command = ata_exec_command,
267 .dev_select = ata_std_dev_select,
268
269 .bmdma_setup = ata_bmdma_setup,
270 .bmdma_start = ata_bmdma_start,
271 .bmdma_stop = ata_bmdma_stop,
272 .bmdma_status = ata_bmdma_status,
273 .qc_prep = ata_qc_prep,
274 .qc_issue = ata_qc_issue_prot,
275 .data_xfer = ata_pio_data_xfer,
276
277 .freeze = ata_bmdma_freeze,
278 .thaw = ata_bmdma_thaw,
279 .error_handler = piix_sata_error_handler,
280 .post_internal_cmd = ata_bmdma_post_internal_cmd,
281
282 .irq_handler = ata_interrupt,
283 .irq_clear = ata_bmdma_irq_clear,
284
285 .port_start = ata_port_start,
286 .port_stop = ata_port_stop,
287 .host_stop = ata_host_stop,
288 };
289
290 static struct piix_map_db ich5_map_db = {
291 .mask = 0x7,
292 .map = {
293 /* PM PS SM SS MAP */
294 { P0, NA, P1, NA }, /* 000b */
295 { P1, NA, P0, NA }, /* 001b */
296 { RV, RV, RV, RV },
297 { RV, RV, RV, RV },
298 { P0, P1, IDE, IDE }, /* 100b */
299 { P1, P0, IDE, IDE }, /* 101b */
300 { IDE, IDE, P0, P1 }, /* 110b */
301 { IDE, IDE, P1, P0 }, /* 111b */
302 },
303 };
304
305 static struct piix_map_db ich6_map_db = {
306 .mask = 0x3,
307 .map = {
308 /* PM PS SM SS MAP */
309 { P0, P2, P1, P3 }, /* 00b */
310 { IDE, IDE, P1, P3 }, /* 01b */
311 { P0, P2, IDE, IDE }, /* 10b */
312 { RV, RV, RV, RV },
313 },
314 };
315
316 static struct piix_map_db ich6m_map_db = {
317 .mask = 0x3,
318 .map = {
319 /* PM PS SM SS MAP */
320 { P0, P2, RV, RV }, /* 00b */
321 { RV, RV, RV, RV },
322 { P0, P2, IDE, IDE }, /* 10b */
323 { RV, RV, RV, RV },
324 },
325 };
326
327 static struct ata_port_info piix_port_info[] = {
328 /* piix4_pata */
329 {
330 .sht = &piix_sht,
331 .host_flags = ATA_FLAG_SLAVE_POSS,
332 .pio_mask = 0x1f, /* pio0-4 */
333 #if 0
334 .mwdma_mask = 0x06, /* mwdma1-2 */
335 #else
336 .mwdma_mask = 0x00, /* mwdma broken */
337 #endif
338 .udma_mask = ATA_UDMA_MASK_40C,
339 .port_ops = &piix_pata_ops,
340 },
341
342 /* ich5_pata */
343 {
344 .sht = &piix_sht,
345 .host_flags = ATA_FLAG_SLAVE_POSS | PIIX_FLAG_CHECKINTR,
346 .pio_mask = 0x1f, /* pio0-4 */
347 #if 0
348 .mwdma_mask = 0x06, /* mwdma1-2 */
349 #else
350 .mwdma_mask = 0x00, /* mwdma broken */
351 #endif
352 .udma_mask = 0x3f, /* udma0-5 */
353 .port_ops = &piix_pata_ops,
354 },
355
356 /* ich5_sata */
357 {
358 .sht = &piix_sht,
359 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_COMBINED |
360 PIIX_FLAG_CHECKINTR,
361 .pio_mask = 0x1f, /* pio0-4 */
362 .mwdma_mask = 0x07, /* mwdma0-2 */
363 .udma_mask = 0x7f, /* udma0-6 */
364 .port_ops = &piix_sata_ops,
365 .private_data = &ich5_map_db,
366 },
367
368 /* i6300esb_sata */
369 {
370 .sht = &piix_sht,
371 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_COMBINED |
372 PIIX_FLAG_CHECKINTR | PIIX_FLAG_IGNORE_PCS,
373 .pio_mask = 0x1f, /* pio0-4 */
374 .mwdma_mask = 0x07, /* mwdma0-2 */
375 .udma_mask = 0x7f, /* udma0-6 */
376 .port_ops = &piix_sata_ops,
377 .private_data = &ich5_map_db,
378 },
379
380 /* ich6_sata */
381 {
382 .sht = &piix_sht,
383 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_COMBINED_ICH6 |
384 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR,
385 .pio_mask = 0x1f, /* pio0-4 */
386 .mwdma_mask = 0x07, /* mwdma0-2 */
387 .udma_mask = 0x7f, /* udma0-6 */
388 .port_ops = &piix_sata_ops,
389 .private_data = &ich6_map_db,
390 },
391
392 /* ich6_sata_ahci */
393 {
394 .sht = &piix_sht,
395 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_COMBINED_ICH6 |
396 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
397 PIIX_FLAG_AHCI,
398 .pio_mask = 0x1f, /* pio0-4 */
399 .mwdma_mask = 0x07, /* mwdma0-2 */
400 .udma_mask = 0x7f, /* udma0-6 */
401 .port_ops = &piix_sata_ops,
402 .private_data = &ich6_map_db,
403 },
404
405 /* ich6m_sata_ahci */
406 {
407 .sht = &piix_sht,
408 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_COMBINED_ICH6 |
409 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
410 PIIX_FLAG_AHCI,
411 .pio_mask = 0x1f, /* pio0-4 */
412 .mwdma_mask = 0x07, /* mwdma0-2 */
413 .udma_mask = 0x7f, /* udma0-6 */
414 .port_ops = &piix_sata_ops,
415 .private_data = &ich6m_map_db,
416 },
417 };
418
419 static struct pci_bits piix_enable_bits[] = {
420 { 0x41U, 1U, 0x80UL, 0x80UL }, /* port 0 */
421 { 0x43U, 1U, 0x80UL, 0x80UL }, /* port 1 */
422 };
423
424 MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik");
425 MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers");
426 MODULE_LICENSE("GPL");
427 MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
428 MODULE_VERSION(DRV_VERSION);
429
430 /**
431 * piix_pata_cbl_detect - Probe host controller cable detect info
432 * @ap: Port for which cable detect info is desired
433 *
434 * Read 80c cable indicator from ATA PCI device's PCI config
435 * register. This register is normally set by firmware (BIOS).
436 *
437 * LOCKING:
438 * None (inherited from caller).
439 */
440 static void piix_pata_cbl_detect(struct ata_port *ap)
441 {
442 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
443 u8 tmp, mask;
444
445 /* no 80c support in host controller? */
446 if ((ap->udma_mask & ~ATA_UDMA_MASK_40C) == 0)
447 goto cbl40;
448
449 /* check BIOS cable detect results */
450 mask = ap->hard_port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC;
451 pci_read_config_byte(pdev, PIIX_IOCFG, &tmp);
452 if ((tmp & mask) == 0)
453 goto cbl40;
454
455 ap->cbl = ATA_CBL_PATA80;
456 return;
457
458 cbl40:
459 ap->cbl = ATA_CBL_PATA40;
460 ap->udma_mask &= ATA_UDMA_MASK_40C;
461 }
462
463 /**
464 * piix_pata_prereset - prereset for PATA host controller
465 * @ap: Target port
466 *
467 * Prereset including cable detection.
468 *
469 * LOCKING:
470 * None (inherited from caller).
471 */
472 static int piix_pata_prereset(struct ata_port *ap)
473 {
474 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
475
476 if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->hard_port_no])) {
477 ata_port_printk(ap, KERN_INFO, "port disabled. ignoring.\n");
478 ap->eh_context.i.action &= ~ATA_EH_RESET_MASK;
479 return 0;
480 }
481
482 piix_pata_cbl_detect(ap);
483
484 return ata_std_prereset(ap);
485 }
486
487 static void piix_pata_error_handler(struct ata_port *ap)
488 {
489 ata_bmdma_drive_eh(ap, piix_pata_prereset, ata_std_softreset, NULL,
490 ata_std_postreset);
491 }
492
493 /**
494 * piix_sata_prereset - prereset for SATA host controller
495 * @ap: Target port
496 *
497 * Reads and configures SATA PCI device's PCI config register
498 * Port Configuration and Status (PCS) to determine port and
499 * device availability. Return -ENODEV to skip reset if no
500 * device is present.
501 *
502 * LOCKING:
503 * None (inherited from caller).
504 *
505 * RETURNS:
506 * 0 if device is present, -ENODEV otherwise.
507 */
508 static int piix_sata_prereset(struct ata_port *ap)
509 {
510 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
511 const unsigned int *map = ap->host_set->private_data;
512 int base = 2 * ap->hard_port_no;
513 unsigned int present_mask = 0;
514 int port, i;
515 u8 pcs;
516
517 pci_read_config_byte(pdev, ICH5_PCS, &pcs);
518 DPRINTK("ata%u: ENTER, pcs=0x%x base=%d\n", ap->id, pcs, base);
519
520 /* enable all ports on this ap and wait for them to settle */
521 for (i = 0; i < 2; i++) {
522 port = map[base + i];
523 if (port >= 0)
524 pcs |= 1 << port;
525 }
526
527 pci_write_config_byte(pdev, ICH5_PCS, pcs);
528 msleep(100);
529
530 /* let's see which devices are present */
531 pci_read_config_byte(pdev, ICH5_PCS, &pcs);
532
533 for (i = 0; i < 2; i++) {
534 port = map[base + i];
535 if (port < 0)
536 continue;
537 if (ap->flags & PIIX_FLAG_IGNORE_PCS || pcs & 1 << (4 + port))
538 present_mask |= 1 << i;
539 else
540 pcs &= ~(1 << port);
541 }
542
543 /* disable offline ports on non-AHCI controllers */
544 if (!(ap->flags & PIIX_FLAG_AHCI))
545 pci_write_config_byte(pdev, ICH5_PCS, pcs);
546
547 DPRINTK("ata%u: LEAVE, pcs=0x%x present_mask=0x%x\n",
548 ap->id, pcs, present_mask);
549
550 if (!present_mask) {
551 ata_port_printk(ap, KERN_INFO, "SATA port has no device.\n");
552 ap->eh_context.i.action &= ~ATA_EH_RESET_MASK;
553 return 0;
554 }
555
556 return ata_std_prereset(ap);
557 }
558
559 static void piix_sata_error_handler(struct ata_port *ap)
560 {
561 ata_bmdma_drive_eh(ap, piix_sata_prereset, ata_std_softreset, NULL,
562 ata_std_postreset);
563 }
564
565 /**
566 * piix_set_piomode - Initialize host controller PATA PIO timings
567 * @ap: Port whose timings we are configuring
568 * @adev: um
569 *
570 * Set PIO mode for device, in host controller PCI config space.
571 *
572 * LOCKING:
573 * None (inherited from caller).
574 */
575
576 static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev)
577 {
578 unsigned int pio = adev->pio_mode - XFER_PIO_0;
579 struct pci_dev *dev = to_pci_dev(ap->host_set->dev);
580 unsigned int is_slave = (adev->devno != 0);
581 unsigned int master_port= ap->hard_port_no ? 0x42 : 0x40;
582 unsigned int slave_port = 0x44;
583 u16 master_data;
584 u8 slave_data;
585
586 static const /* ISP RTC */
587 u8 timings[][2] = { { 0, 0 },
588 { 0, 0 },
589 { 1, 0 },
590 { 2, 1 },
591 { 2, 3 }, };
592
593 pci_read_config_word(dev, master_port, &master_data);
594 if (is_slave) {
595 master_data |= 0x4000;
596 /* enable PPE, IE and TIME */
597 master_data |= 0x0070;
598 pci_read_config_byte(dev, slave_port, &slave_data);
599 slave_data &= (ap->hard_port_no ? 0x0f : 0xf0);
600 slave_data |=
601 (timings[pio][0] << 2) |
602 (timings[pio][1] << (ap->hard_port_no ? 4 : 0));
603 } else {
604 master_data &= 0xccf8;
605 /* enable PPE, IE and TIME */
606 master_data |= 0x0007;
607 master_data |=
608 (timings[pio][0] << 12) |
609 (timings[pio][1] << 8);
610 }
611 pci_write_config_word(dev, master_port, master_data);
612 if (is_slave)
613 pci_write_config_byte(dev, slave_port, slave_data);
614 }
615
616 /**
617 * piix_set_dmamode - Initialize host controller PATA PIO timings
618 * @ap: Port whose timings we are configuring
619 * @adev: um
620 * @udma: udma mode, 0 - 6
621 *
622 * Set UDMA mode for device, in host controller PCI config space.
623 *
624 * LOCKING:
625 * None (inherited from caller).
626 */
627
628 static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev)
629 {
630 unsigned int udma = adev->dma_mode; /* FIXME: MWDMA too */
631 struct pci_dev *dev = to_pci_dev(ap->host_set->dev);
632 u8 maslave = ap->hard_port_no ? 0x42 : 0x40;
633 u8 speed = udma;
634 unsigned int drive_dn = (ap->hard_port_no ? 2 : 0) + adev->devno;
635 int a_speed = 3 << (drive_dn * 4);
636 int u_flag = 1 << drive_dn;
637 int v_flag = 0x01 << drive_dn;
638 int w_flag = 0x10 << drive_dn;
639 int u_speed = 0;
640 int sitre;
641 u16 reg4042, reg4a;
642 u8 reg48, reg54, reg55;
643
644 pci_read_config_word(dev, maslave, &reg4042);
645 DPRINTK("reg4042 = 0x%04x\n", reg4042);
646 sitre = (reg4042 & 0x4000) ? 1 : 0;
647 pci_read_config_byte(dev, 0x48, &reg48);
648 pci_read_config_word(dev, 0x4a, &reg4a);
649 pci_read_config_byte(dev, 0x54, &reg54);
650 pci_read_config_byte(dev, 0x55, &reg55);
651
652 switch(speed) {
653 case XFER_UDMA_4:
654 case XFER_UDMA_2: u_speed = 2 << (drive_dn * 4); break;
655 case XFER_UDMA_6:
656 case XFER_UDMA_5:
657 case XFER_UDMA_3:
658 case XFER_UDMA_1: u_speed = 1 << (drive_dn * 4); break;
659 case XFER_UDMA_0: u_speed = 0 << (drive_dn * 4); break;
660 case XFER_MW_DMA_2:
661 case XFER_MW_DMA_1: break;
662 default:
663 BUG();
664 return;
665 }
666
667 if (speed >= XFER_UDMA_0) {
668 if (!(reg48 & u_flag))
669 pci_write_config_byte(dev, 0x48, reg48 | u_flag);
670 if (speed == XFER_UDMA_5) {
671 pci_write_config_byte(dev, 0x55, (u8) reg55|w_flag);
672 } else {
673 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
674 }
675 if ((reg4a & a_speed) != u_speed)
676 pci_write_config_word(dev, 0x4a, (reg4a & ~a_speed) | u_speed);
677 if (speed > XFER_UDMA_2) {
678 if (!(reg54 & v_flag))
679 pci_write_config_byte(dev, 0x54, reg54 | v_flag);
680 } else
681 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
682 } else {
683 if (reg48 & u_flag)
684 pci_write_config_byte(dev, 0x48, reg48 & ~u_flag);
685 if (reg4a & a_speed)
686 pci_write_config_word(dev, 0x4a, reg4a & ~a_speed);
687 if (reg54 & v_flag)
688 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
689 if (reg55 & w_flag)
690 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
691 }
692 }
693
694 #define AHCI_PCI_BAR 5
695 #define AHCI_GLOBAL_CTL 0x04
696 #define AHCI_ENABLE (1 << 31)
697 static int piix_disable_ahci(struct pci_dev *pdev)
698 {
699 void __iomem *mmio;
700 u32 tmp;
701 int rc = 0;
702
703 /* BUG: pci_enable_device has not yet been called. This
704 * works because this device is usually set up by BIOS.
705 */
706
707 if (!pci_resource_start(pdev, AHCI_PCI_BAR) ||
708 !pci_resource_len(pdev, AHCI_PCI_BAR))
709 return 0;
710
711 mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64);
712 if (!mmio)
713 return -ENOMEM;
714
715 tmp = readl(mmio + AHCI_GLOBAL_CTL);
716 if (tmp & AHCI_ENABLE) {
717 tmp &= ~AHCI_ENABLE;
718 writel(tmp, mmio + AHCI_GLOBAL_CTL);
719
720 tmp = readl(mmio + AHCI_GLOBAL_CTL);
721 if (tmp & AHCI_ENABLE)
722 rc = -EIO;
723 }
724
725 pci_iounmap(pdev, mmio);
726 return rc;
727 }
728
729 /**
730 * piix_check_450nx_errata - Check for problem 450NX setup
731 * @ata_dev: the PCI device to check
732 *
733 * Check for the present of 450NX errata #19 and errata #25. If
734 * they are found return an error code so we can turn off DMA
735 */
736
737 static int __devinit piix_check_450nx_errata(struct pci_dev *ata_dev)
738 {
739 struct pci_dev *pdev = NULL;
740 u16 cfg;
741 u8 rev;
742 int no_piix_dma = 0;
743
744 while((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL)
745 {
746 /* Look for 450NX PXB. Check for problem configurations
747 A PCI quirk checks bit 6 already */
748 pci_read_config_byte(pdev, PCI_REVISION_ID, &rev);
749 pci_read_config_word(pdev, 0x41, &cfg);
750 /* Only on the original revision: IDE DMA can hang */
751 if (rev == 0x00)
752 no_piix_dma = 1;
753 /* On all revisions below 5 PXB bus lock must be disabled for IDE */
754 else if (cfg & (1<<14) && rev < 5)
755 no_piix_dma = 2;
756 }
757 if (no_piix_dma)
758 dev_printk(KERN_WARNING, &ata_dev->dev, "450NX errata present, disabling IDE DMA.\n");
759 if (no_piix_dma == 2)
760 dev_printk(KERN_WARNING, &ata_dev->dev, "A BIOS update may resolve this.\n");
761 return no_piix_dma;
762 }
763
764 static void __devinit piix_init_sata_map(struct pci_dev *pdev,
765 struct ata_port_info *pinfo)
766 {
767 struct piix_map_db *map_db = pinfo[0].private_data;
768 const unsigned int *map;
769 int i, invalid_map = 0;
770 u8 map_value;
771
772 pci_read_config_byte(pdev, ICH5_PMR, &map_value);
773
774 map = map_db->map[map_value & map_db->mask];
775
776 dev_printk(KERN_INFO, &pdev->dev, "MAP [");
777 for (i = 0; i < 4; i++) {
778 switch (map[i]) {
779 case RV:
780 invalid_map = 1;
781 printk(" XX");
782 break;
783
784 case NA:
785 printk(" --");
786 break;
787
788 case IDE:
789 WARN_ON((i & 1) || map[i + 1] != IDE);
790 pinfo[i / 2] = piix_port_info[ich5_pata];
791 i++;
792 printk(" IDE IDE");
793 break;
794
795 default:
796 printk(" P%d", map[i]);
797 if (i & 1)
798 pinfo[i / 2].host_flags |= ATA_FLAG_SLAVE_POSS;
799 break;
800 }
801 }
802 printk(" ]\n");
803
804 if (invalid_map)
805 dev_printk(KERN_ERR, &pdev->dev,
806 "invalid MAP value %u\n", map_value);
807
808 pinfo[0].private_data = (void *)map;
809 pinfo[1].private_data = (void *)map;
810 }
811
812 /**
813 * piix_init_one - Register PIIX ATA PCI device with kernel services
814 * @pdev: PCI device to register
815 * @ent: Entry in piix_pci_tbl matching with @pdev
816 *
817 * Called from kernel PCI layer. We probe for combined mode (sigh),
818 * and then hand over control to libata, for it to do the rest.
819 *
820 * LOCKING:
821 * Inherited from PCI layer (may sleep).
822 *
823 * RETURNS:
824 * Zero on success, or -ERRNO value.
825 */
826
827 static int piix_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
828 {
829 static int printed_version;
830 struct ata_port_info port_info[2];
831 struct ata_port_info *ppinfo[2] = { &port_info[0], &port_info[1] };
832 unsigned long host_flags;
833
834 if (!printed_version++)
835 dev_printk(KERN_DEBUG, &pdev->dev,
836 "version " DRV_VERSION "\n");
837
838 /* no hotplugging support (FIXME) */
839 if (!in_module_init)
840 return -ENODEV;
841
842 port_info[0] = piix_port_info[ent->driver_data];
843 port_info[1] = piix_port_info[ent->driver_data];
844
845 host_flags = port_info[0].host_flags;
846
847 if (host_flags & PIIX_FLAG_AHCI) {
848 u8 tmp;
849 pci_read_config_byte(pdev, PIIX_SCC, &tmp);
850 if (tmp == PIIX_AHCI_DEVICE) {
851 int rc = piix_disable_ahci(pdev);
852 if (rc)
853 return rc;
854 }
855 }
856
857 /* Initialize SATA map */
858 if (host_flags & ATA_FLAG_SATA)
859 piix_init_sata_map(pdev, port_info);
860
861 /* On ICH5, some BIOSen disable the interrupt using the
862 * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3.
863 * On ICH6, this bit has the same effect, but only when
864 * MSI is disabled (and it is disabled, as we don't use
865 * message-signalled interrupts currently).
866 */
867 if (host_flags & PIIX_FLAG_CHECKINTR)
868 pci_intx(pdev, 1);
869
870 if (piix_check_450nx_errata(pdev)) {
871 /* This writes into the master table but it does not
872 really matter for this errata as we will apply it to
873 all the PIIX devices on the board */
874 port_info[0].mwdma_mask = 0;
875 port_info[0].udma_mask = 0;
876 port_info[1].mwdma_mask = 0;
877 port_info[1].udma_mask = 0;
878 }
879 return ata_pci_init_one(pdev, ppinfo, 2);
880 }
881
882 static int __init piix_init(void)
883 {
884 int rc;
885
886 DPRINTK("pci_module_init\n");
887 rc = pci_module_init(&piix_pci_driver);
888 if (rc)
889 return rc;
890
891 in_module_init = 0;
892
893 DPRINTK("done\n");
894 return 0;
895 }
896
897 static void __exit piix_exit(void)
898 {
899 pci_unregister_driver(&piix_pci_driver);
900 }
901
902 module_init(piix_init);
903 module_exit(piix_exit);
904
kernel-based virtual machine