?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
iwlwifi: add missing rcu_read_lock
[linux-2.6/kvm.git] / drivers / pcmcia / yenta_socket.c
blob424e576f3acba7a2b7c626f52e48e7454125fc00
1 /*
2 * Regular cardbus driver ("yenta_socket")
3 *
4 * (C) Copyright 1999, 2000 Linus Torvalds
5 *
6 * Changelog:
7 * Aug 2002: Manfred Spraul <manfred@colorfullife.com>
8 * Dynamically adjust the size of the bridge resource
9 *
10 * May 2003: Dominik Brodowski <linux@brodo.de>
11 * Merge pci_socket.c and yenta.c into one file
12 */
13 #include <linux/init.h>
14 #include <linux/pci.h>
15 #include <linux/workqueue.h>
16 #include <linux/interrupt.h>
17 #include <linux/delay.h>
18 #include <linux/module.h>
19 #include <linux/io.h>
20 #include <linux/slab.h>
21
22 #include <pcmcia/cs_types.h>
23 #include <pcmcia/ss.h>
24 #include <pcmcia/cs.h>
25
26 #include "yenta_socket.h"
27 #include "i82365.h"
28
29 static int disable_clkrun;
30 module_param(disable_clkrun, bool, 0444);
31 MODULE_PARM_DESC(disable_clkrun, "If PC card doesn't function properly, please try this option");
32
33 static int isa_probe = 1;
34 module_param(isa_probe, bool, 0444);
35 MODULE_PARM_DESC(isa_probe, "If set ISA interrupts are probed (default). Set to N to disable probing");
36
37 static int pwr_irqs_off;
38 module_param(pwr_irqs_off, bool, 0644);
39 MODULE_PARM_DESC(pwr_irqs_off, "Force IRQs off during power-on of slot. Use only when seeing IRQ storms!");
40
41 static char o2_speedup[] = "default";
42 module_param_string(o2_speedup, o2_speedup, sizeof(o2_speedup), 0444);
43 MODULE_PARM_DESC(o2_speedup, "Use prefetch/burst for O2-bridges: 'on', 'off' "
44 "or 'default' (uses recommended behaviour for the detected bridge)");
45
46 /*
47 * Only probe "regular" interrupts, don't
48 * touch dangerous spots like the mouse irq,
49 * because there are mice that apparently
50 * get really confused if they get fondled
51 * too intimately.
52 *
53 * Default to 11, 10, 9, 7, 6, 5, 4, 3.
54 */
55 static u32 isa_interrupts = 0x0ef8;
56
57
58 #define debug(x, s, args...) dev_dbg(&s->dev->dev, x, ##args)
59
60 /* Don't ask.. */
61 #define to_cycles(ns) ((ns)/120)
62 #define to_ns(cycles) ((cycles)*120)
63
64 /*
65 * yenta PCI irq probing.
66 * currently only used in the TI/EnE initialization code
67 */
68 #ifdef CONFIG_YENTA_TI
69 static int yenta_probe_cb_irq(struct yenta_socket *socket);
70 static unsigned int yenta_probe_irq(struct yenta_socket *socket,
71 u32 isa_irq_mask);
72 #endif
73
74
75 static unsigned int override_bios;
76 module_param(override_bios, uint, 0000);
77 MODULE_PARM_DESC(override_bios, "yenta ignore bios resource allocation");
78
79 /*
80 * Generate easy-to-use ways of reading a cardbus sockets
81 * regular memory space ("cb_xxx"), configuration space
82 * ("config_xxx") and compatibility space ("exca_xxxx")
83 */
84 static inline u32 cb_readl(struct yenta_socket *socket, unsigned reg)
85 {
86 u32 val = readl(socket->base + reg);
87 debug("%04x %08x\n", socket, reg, val);
88 return val;
89 }
90
91 static inline void cb_writel(struct yenta_socket *socket, unsigned reg, u32 val)
92 {
93 debug("%04x %08x\n", socket, reg, val);
94 writel(val, socket->base + reg);
95 readl(socket->base + reg); /* avoid problems with PCI write posting */
96 }
97
98 static inline u8 config_readb(struct yenta_socket *socket, unsigned offset)
99 {
100 u8 val;
101 pci_read_config_byte(socket->dev, offset, &val);
102 debug("%04x %02x\n", socket, offset, val);
103 return val;
104 }
105
106 static inline u16 config_readw(struct yenta_socket *socket, unsigned offset)
107 {
108 u16 val;
109 pci_read_config_word(socket->dev, offset, &val);
110 debug("%04x %04x\n", socket, offset, val);
111 return val;
112 }
113
114 static inline u32 config_readl(struct yenta_socket *socket, unsigned offset)
115 {
116 u32 val;
117 pci_read_config_dword(socket->dev, offset, &val);
118 debug("%04x %08x\n", socket, offset, val);
119 return val;
120 }
121
122 static inline void config_writeb(struct yenta_socket *socket, unsigned offset, u8 val)
123 {
124 debug("%04x %02x\n", socket, offset, val);
125 pci_write_config_byte(socket->dev, offset, val);
126 }
127
128 static inline void config_writew(struct yenta_socket *socket, unsigned offset, u16 val)
129 {
130 debug("%04x %04x\n", socket, offset, val);
131 pci_write_config_word(socket->dev, offset, val);
132 }
133
134 static inline void config_writel(struct yenta_socket *socket, unsigned offset, u32 val)
135 {
136 debug("%04x %08x\n", socket, offset, val);
137 pci_write_config_dword(socket->dev, offset, val);
138 }
139
140 static inline u8 exca_readb(struct yenta_socket *socket, unsigned reg)
141 {
142 u8 val = readb(socket->base + 0x800 + reg);
143 debug("%04x %02x\n", socket, reg, val);
144 return val;
145 }
146
147 static inline u8 exca_readw(struct yenta_socket *socket, unsigned reg)
148 {
149 u16 val;
150 val = readb(socket->base + 0x800 + reg);
151 val |= readb(socket->base + 0x800 + reg + 1) << 8;
152 debug("%04x %04x\n", socket, reg, val);
153 return val;
154 }
155
156 static inline void exca_writeb(struct yenta_socket *socket, unsigned reg, u8 val)
157 {
158 debug("%04x %02x\n", socket, reg, val);
159 writeb(val, socket->base + 0x800 + reg);
160 readb(socket->base + 0x800 + reg); /* PCI write posting... */
161 }
162
163 static void exca_writew(struct yenta_socket *socket, unsigned reg, u16 val)
164 {
165 debug("%04x %04x\n", socket, reg, val);
166 writeb(val, socket->base + 0x800 + reg);
167 writeb(val >> 8, socket->base + 0x800 + reg + 1);
168
169 /* PCI write posting... */
170 readb(socket->base + 0x800 + reg);
171 readb(socket->base + 0x800 + reg + 1);
172 }
173
174 static ssize_t show_yenta_registers(struct device *yentadev, struct device_attribute *attr, char *buf)
175 {
176 struct pci_dev *dev = to_pci_dev(yentadev);
177 struct yenta_socket *socket = pci_get_drvdata(dev);
178 int offset = 0, i;
179
180 offset = snprintf(buf, PAGE_SIZE, "CB registers:");
181 for (i = 0; i < 0x24; i += 4) {
182 unsigned val;
183 if (!(i & 15))
184 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
185 val = cb_readl(socket, i);
186 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %08x", val);
187 }
188
189 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n\nExCA registers:");
190 for (i = 0; i < 0x45; i++) {
191 unsigned char val;
192 if (!(i & 7)) {
193 if (i & 8) {
194 memcpy(buf + offset, " -", 2);
195 offset += 2;
196 } else
197 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
198 }
199 val = exca_readb(socket, i);
200 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %02x", val);
201 }
202 buf[offset++] = '\n';
203 return offset;
204 }
205
206 static DEVICE_ATTR(yenta_registers, S_IRUSR, show_yenta_registers, NULL);
207
208 /*
209 * Ugh, mixed-mode cardbus and 16-bit pccard state: things depend
210 * on what kind of card is inserted..
211 */
212 static int yenta_get_status(struct pcmcia_socket *sock, unsigned int *value)
213 {
214 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
215 unsigned int val;
216 u32 state = cb_readl(socket, CB_SOCKET_STATE);
217
218 val = (state & CB_3VCARD) ? SS_3VCARD : 0;
219 val |= (state & CB_XVCARD) ? SS_XVCARD : 0;
220 val |= (state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ? 0 : SS_PENDING;
221 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? SS_PENDING : 0;
222
223
224 if (state & CB_CBCARD) {
225 val |= SS_CARDBUS;
226 val |= (state & CB_CARDSTS) ? SS_STSCHG : 0;
227 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? 0 : SS_DETECT;
228 val |= (state & CB_PWRCYCLE) ? SS_POWERON | SS_READY : 0;
229 } else if (state & CB_16BITCARD) {
230 u8 status = exca_readb(socket, I365_STATUS);
231 val |= ((status & I365_CS_DETECT) == I365_CS_DETECT) ? SS_DETECT : 0;
232 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
233 val |= (status & I365_CS_STSCHG) ? 0 : SS_STSCHG;
234 } else {
235 val |= (status & I365_CS_BVD1) ? 0 : SS_BATDEAD;
236 val |= (status & I365_CS_BVD2) ? 0 : SS_BATWARN;
237 }
238 val |= (status & I365_CS_WRPROT) ? SS_WRPROT : 0;
239 val |= (status & I365_CS_READY) ? SS_READY : 0;
240 val |= (status & I365_CS_POWERON) ? SS_POWERON : 0;
241 }
242
243 *value = val;
244 return 0;
245 }
246
247 static void yenta_set_power(struct yenta_socket *socket, socket_state_t *state)
248 {
249 /* some birdges require to use the ExCA registers to power 16bit cards */
250 if (!(cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) &&
251 (socket->flags & YENTA_16BIT_POWER_EXCA)) {
252 u8 reg, old;
253 reg = old = exca_readb(socket, I365_POWER);
254 reg &= ~(I365_VCC_MASK | I365_VPP1_MASK | I365_VPP2_MASK);
255
256 /* i82365SL-DF style */
257 if (socket->flags & YENTA_16BIT_POWER_DF) {
258 switch (state->Vcc) {
259 case 33:
260 reg |= I365_VCC_3V;
261 break;
262 case 50:
263 reg |= I365_VCC_5V;
264 break;
265 default:
266 reg = 0;
267 break;
268 }
269 switch (state->Vpp) {
270 case 33:
271 case 50:
272 reg |= I365_VPP1_5V;
273 break;
274 case 120:
275 reg |= I365_VPP1_12V;
276 break;
277 }
278 } else {
279 /* i82365SL-B style */
280 switch (state->Vcc) {
281 case 50:
282 reg |= I365_VCC_5V;
283 break;
284 default:
285 reg = 0;
286 break;
287 }
288 switch (state->Vpp) {
289 case 50:
290 reg |= I365_VPP1_5V | I365_VPP2_5V;
291 break;
292 case 120:
293 reg |= I365_VPP1_12V | I365_VPP2_12V;
294 break;
295 }
296 }
297
298 if (reg != old)
299 exca_writeb(socket, I365_POWER, reg);
300 } else {
301 u32 reg = 0; /* CB_SC_STPCLK? */
302 switch (state->Vcc) {
303 case 33:
304 reg = CB_SC_VCC_3V;
305 break;
306 case 50:
307 reg = CB_SC_VCC_5V;
308 break;
309 default:
310 reg = 0;
311 break;
312 }
313 switch (state->Vpp) {
314 case 33:
315 reg |= CB_SC_VPP_3V;
316 break;
317 case 50:
318 reg |= CB_SC_VPP_5V;
319 break;
320 case 120:
321 reg |= CB_SC_VPP_12V;
322 break;
323 }
324 if (reg != cb_readl(socket, CB_SOCKET_CONTROL))
325 cb_writel(socket, CB_SOCKET_CONTROL, reg);
326 }
327 }
328
329 static int yenta_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
330 {
331 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
332 u16 bridge;
333
334 /* if powering down: do it immediately */
335 if (state->Vcc == 0)
336 yenta_set_power(socket, state);
337
338 socket->io_irq = state->io_irq;
339 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~(CB_BRIDGE_CRST | CB_BRIDGE_INTR);
340 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
341 u8 intr;
342 bridge |= (state->flags & SS_RESET) ? CB_BRIDGE_CRST : 0;
343
344 /* ISA interrupt control? */
345 intr = exca_readb(socket, I365_INTCTL);
346 intr = (intr & ~0xf);
347 if (!socket->dev->irq) {
348 intr |= socket->cb_irq ? socket->cb_irq : state->io_irq;
349 bridge |= CB_BRIDGE_INTR;
350 }
351 exca_writeb(socket, I365_INTCTL, intr);
352 } else {
353 u8 reg;
354
355 reg = exca_readb(socket, I365_INTCTL) & (I365_RING_ENA | I365_INTR_ENA);
356 reg |= (state->flags & SS_RESET) ? 0 : I365_PC_RESET;
357 reg |= (state->flags & SS_IOCARD) ? I365_PC_IOCARD : 0;
358 if (state->io_irq != socket->dev->irq) {
359 reg |= state->io_irq;
360 bridge |= CB_BRIDGE_INTR;
361 }
362 exca_writeb(socket, I365_INTCTL, reg);
363
364 reg = exca_readb(socket, I365_POWER) & (I365_VCC_MASK|I365_VPP1_MASK);
365 reg |= I365_PWR_NORESET;
366 if (state->flags & SS_PWR_AUTO)
367 reg |= I365_PWR_AUTO;
368 if (state->flags & SS_OUTPUT_ENA)
369 reg |= I365_PWR_OUT;
370 if (exca_readb(socket, I365_POWER) != reg)
371 exca_writeb(socket, I365_POWER, reg);
372
373 /* CSC interrupt: no ISA irq for CSC */
374 reg = exca_readb(socket, I365_CSCINT);
375 reg &= I365_CSC_IRQ_MASK;
376 reg |= I365_CSC_DETECT;
377 if (state->flags & SS_IOCARD) {
378 if (state->csc_mask & SS_STSCHG)
379 reg |= I365_CSC_STSCHG;
380 } else {
381 if (state->csc_mask & SS_BATDEAD)
382 reg |= I365_CSC_BVD1;
383 if (state->csc_mask & SS_BATWARN)
384 reg |= I365_CSC_BVD2;
385 if (state->csc_mask & SS_READY)
386 reg |= I365_CSC_READY;
387 }
388 exca_writeb(socket, I365_CSCINT, reg);
389 exca_readb(socket, I365_CSC);
390 if (sock->zoom_video)
391 sock->zoom_video(sock, state->flags & SS_ZVCARD);
392 }
393 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
394 /* Socket event mask: get card insert/remove events.. */
395 cb_writel(socket, CB_SOCKET_EVENT, -1);
396 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
397
398 /* if powering up: do it as the last step when the socket is configured */
399 if (state->Vcc != 0)
400 yenta_set_power(socket, state);
401 return 0;
402 }
403
404 static int yenta_set_io_map(struct pcmcia_socket *sock, struct pccard_io_map *io)
405 {
406 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
407 int map;
408 unsigned char ioctl, addr, enable;
409
410 map = io->map;
411
412 if (map > 1)
413 return -EINVAL;
414
415 enable = I365_ENA_IO(map);
416 addr = exca_readb(socket, I365_ADDRWIN);
417
418 /* Disable the window before changing it.. */
419 if (addr & enable) {
420 addr &= ~enable;
421 exca_writeb(socket, I365_ADDRWIN, addr);
422 }
423
424 exca_writew(socket, I365_IO(map)+I365_W_START, io->start);
425 exca_writew(socket, I365_IO(map)+I365_W_STOP, io->stop);
426
427 ioctl = exca_readb(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
428 if (io->flags & MAP_0WS)
429 ioctl |= I365_IOCTL_0WS(map);
430 if (io->flags & MAP_16BIT)
431 ioctl |= I365_IOCTL_16BIT(map);
432 if (io->flags & MAP_AUTOSZ)
433 ioctl |= I365_IOCTL_IOCS16(map);
434 exca_writeb(socket, I365_IOCTL, ioctl);
435
436 if (io->flags & MAP_ACTIVE)
437 exca_writeb(socket, I365_ADDRWIN, addr | enable);
438 return 0;
439 }
440
441 static int yenta_set_mem_map(struct pcmcia_socket *sock, struct pccard_mem_map *mem)
442 {
443 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
444 struct pci_bus_region region;
445 int map;
446 unsigned char addr, enable;
447 unsigned int start, stop, card_start;
448 unsigned short word;
449
450 pcibios_resource_to_bus(socket->dev, &region, mem->res);
451
452 map = mem->map;
453 start = region.start;
454 stop = region.end;
455 card_start = mem->card_start;
456
457 if (map > 4 || start > stop || ((start ^ stop) >> 24) ||
458 (card_start >> 26) || mem->speed > 1000)
459 return -EINVAL;
460
461 enable = I365_ENA_MEM(map);
462 addr = exca_readb(socket, I365_ADDRWIN);
463 if (addr & enable) {
464 addr &= ~enable;
465 exca_writeb(socket, I365_ADDRWIN, addr);
466 }
467
468 exca_writeb(socket, CB_MEM_PAGE(map), start >> 24);
469
470 word = (start >> 12) & 0x0fff;
471 if (mem->flags & MAP_16BIT)
472 word |= I365_MEM_16BIT;
473 if (mem->flags & MAP_0WS)
474 word |= I365_MEM_0WS;
475 exca_writew(socket, I365_MEM(map) + I365_W_START, word);
476
477 word = (stop >> 12) & 0x0fff;
478 switch (to_cycles(mem->speed)) {
479 case 0:
480 break;
481 case 1:
482 word |= I365_MEM_WS0;
483 break;
484 case 2:
485 word |= I365_MEM_WS1;
486 break;
487 default:
488 word |= I365_MEM_WS1 | I365_MEM_WS0;
489 break;
490 }
491 exca_writew(socket, I365_MEM(map) + I365_W_STOP, word);
492
493 word = ((card_start - start) >> 12) & 0x3fff;
494 if (mem->flags & MAP_WRPROT)
495 word |= I365_MEM_WRPROT;
496 if (mem->flags & MAP_ATTRIB)
497 word |= I365_MEM_REG;
498 exca_writew(socket, I365_MEM(map) + I365_W_OFF, word);
499
500 if (mem->flags & MAP_ACTIVE)
501 exca_writeb(socket, I365_ADDRWIN, addr | enable);
502 return 0;
503 }
504
505
506
507 static irqreturn_t yenta_interrupt(int irq, void *dev_id)
508 {
509 unsigned int events;
510 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
511 u8 csc;
512 u32 cb_event;
513
514 /* Clear interrupt status for the event */
515 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
516 cb_writel(socket, CB_SOCKET_EVENT, cb_event);
517
518 csc = exca_readb(socket, I365_CSC);
519
520 if (!(cb_event || csc))
521 return IRQ_NONE;
522
523 events = (cb_event & (CB_CD1EVENT | CB_CD2EVENT)) ? SS_DETECT : 0 ;
524 events |= (csc & I365_CSC_DETECT) ? SS_DETECT : 0;
525 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
526 events |= (csc & I365_CSC_STSCHG) ? SS_STSCHG : 0;
527 } else {
528 events |= (csc & I365_CSC_BVD1) ? SS_BATDEAD : 0;
529 events |= (csc & I365_CSC_BVD2) ? SS_BATWARN : 0;
530 events |= (csc & I365_CSC_READY) ? SS_READY : 0;
531 }
532
533 if (events)
534 pcmcia_parse_events(&socket->socket, events);
535
536 return IRQ_HANDLED;
537 }
538
539 static void yenta_interrupt_wrapper(unsigned long data)
540 {
541 struct yenta_socket *socket = (struct yenta_socket *) data;
542
543 yenta_interrupt(0, (void *)socket);
544 socket->poll_timer.expires = jiffies + HZ;
545 add_timer(&socket->poll_timer);
546 }
547
548 static void yenta_clear_maps(struct yenta_socket *socket)
549 {
550 int i;
551 struct resource res = { .start = 0, .end = 0x0fff };
552 pccard_io_map io = { 0, 0, 0, 0, 1 };
553 pccard_mem_map mem = { .res = &res, };
554
555 yenta_set_socket(&socket->socket, &dead_socket);
556 for (i = 0; i < 2; i++) {
557 io.map = i;
558 yenta_set_io_map(&socket->socket, &io);
559 }
560 for (i = 0; i < 5; i++) {
561 mem.map = i;
562 yenta_set_mem_map(&socket->socket, &mem);
563 }
564 }
565
566 /* redoes voltage interrogation if required */
567 static void yenta_interrogate(struct yenta_socket *socket)
568 {
569 u32 state;
570
571 state = cb_readl(socket, CB_SOCKET_STATE);
572 if (!(state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ||
573 (state & (CB_CDETECT1 | CB_CDETECT2 | CB_NOTACARD | CB_BADVCCREQ)) ||
574 ((state & (CB_16BITCARD | CB_CBCARD)) == (CB_16BITCARD | CB_CBCARD)))
575 cb_writel(socket, CB_SOCKET_FORCE, CB_CVSTEST);
576 }
577
578 /* Called at resume and initialization events */
579 static int yenta_sock_init(struct pcmcia_socket *sock)
580 {
581 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
582
583 exca_writeb(socket, I365_GBLCTL, 0x00);
584 exca_writeb(socket, I365_GENCTL, 0x00);
585
586 /* Redo card voltage interrogation */
587 yenta_interrogate(socket);
588
589 yenta_clear_maps(socket);
590
591 if (socket->type && socket->type->sock_init)
592 socket->type->sock_init(socket);
593
594 /* Re-enable CSC interrupts */
595 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
596
597 return 0;
598 }
599
600 static int yenta_sock_suspend(struct pcmcia_socket *sock)
601 {
602 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
603
604 /* Disable CSC interrupts */
605 cb_writel(socket, CB_SOCKET_MASK, 0x0);
606
607 return 0;
608 }
609
610 /*
611 * Use an adaptive allocation for the memory resource,
612 * sometimes the memory behind pci bridges is limited:
613 * 1/8 of the size of the io window of the parent.
614 * max 4 MB, min 16 kB. We try very hard to not get below
615 * the "ACC" values, though.
616 */
617 #define BRIDGE_MEM_MAX (4*1024*1024)
618 #define BRIDGE_MEM_ACC (128*1024)
619 #define BRIDGE_MEM_MIN (16*1024)
620
621 #define BRIDGE_IO_MAX 512
622 #define BRIDGE_IO_ACC 256
623 #define BRIDGE_IO_MIN 32
624
625 #ifndef PCIBIOS_MIN_CARDBUS_IO
626 #define PCIBIOS_MIN_CARDBUS_IO PCIBIOS_MIN_IO
627 #endif
628
629 static int yenta_search_one_res(struct resource *root, struct resource *res,
630 u32 min)
631 {
632 u32 align, size, start, end;
633
634 if (res->flags & IORESOURCE_IO) {
635 align = 1024;
636 size = BRIDGE_IO_MAX;
637 start = PCIBIOS_MIN_CARDBUS_IO;
638 end = ~0U;
639 } else {
640 unsigned long avail = root->end - root->start;
641 int i;
642 size = BRIDGE_MEM_MAX;
643 if (size > avail/8) {
644 size = (avail+1)/8;
645 /* round size down to next power of 2 */
646 i = 0;
647 while ((size /= 2) != 0)
648 i++;
649 size = 1 << i;
650 }
651 if (size < min)
652 size = min;
653 align = size;
654 start = PCIBIOS_MIN_MEM;
655 end = ~0U;
656 }
657
658 do {
659 if (allocate_resource(root, res, size, start, end, align,
660 NULL, NULL) == 0) {
661 return 1;
662 }
663 size = size/2;
664 align = size;
665 } while (size >= min);
666
667 return 0;
668 }
669
670
671 static int yenta_search_res(struct yenta_socket *socket, struct resource *res,
672 u32 min)
673 {
674 struct resource *root;
675 int i;
676
677 pci_bus_for_each_resource(socket->dev->bus, root, i) {
678 if (!root)
679 continue;
680
681 if ((res->flags ^ root->flags) &
682 (IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_PREFETCH))
683 continue; /* Wrong type */
684
685 if (yenta_search_one_res(root, res, min))
686 return 1;
687 }
688 return 0;
689 }
690
691 static int yenta_allocate_res(struct yenta_socket *socket, int nr, unsigned type, int addr_start, int addr_end)
692 {
693 struct pci_dev *dev = socket->dev;
694 struct resource *res;
695 struct pci_bus_region region;
696 unsigned mask;
697
698 res = dev->resource + PCI_BRIDGE_RESOURCES + nr;
699 /* Already allocated? */
700 if (res->parent)
701 return 0;
702
703 /* The granularity of the memory limit is 4kB, on IO it's 4 bytes */
704 mask = ~0xfff;
705 if (type & IORESOURCE_IO)
706 mask = ~3;
707
708 res->name = dev->subordinate->name;
709 res->flags = type;
710
711 region.start = config_readl(socket, addr_start) & mask;
712 region.end = config_readl(socket, addr_end) | ~mask;
713 if (region.start && region.end > region.start && !override_bios) {
714 pcibios_bus_to_resource(dev, res, &region);
715 if (pci_claim_resource(dev, PCI_BRIDGE_RESOURCES + nr) == 0)
716 return 0;
717 dev_printk(KERN_INFO, &dev->dev,
718 "Preassigned resource %d busy or not available, "
719 "reconfiguring...\n",
720 nr);
721 }
722
723 if (type & IORESOURCE_IO) {
724 if ((yenta_search_res(socket, res, BRIDGE_IO_MAX)) ||
725 (yenta_search_res(socket, res, BRIDGE_IO_ACC)) ||
726 (yenta_search_res(socket, res, BRIDGE_IO_MIN)))
727 return 1;
728 } else {
729 if (type & IORESOURCE_PREFETCH) {
730 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
731 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
732 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
733 return 1;
734 /* Approximating prefetchable by non-prefetchable */
735 res->flags = IORESOURCE_MEM;
736 }
737 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
738 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
739 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
740 return 1;
741 }
742
743 dev_printk(KERN_INFO, &dev->dev,
744 "no resource of type %x available, trying to continue...\n",
745 type);
746 res->start = res->end = res->flags = 0;
747 return 0;
748 }
749
750 /*
751 * Allocate the bridge mappings for the device..
752 */
753 static void yenta_allocate_resources(struct yenta_socket *socket)
754 {
755 int program = 0;
756 program += yenta_allocate_res(socket, 0, IORESOURCE_IO,
757 PCI_CB_IO_BASE_0, PCI_CB_IO_LIMIT_0);
758 program += yenta_allocate_res(socket, 1, IORESOURCE_IO,
759 PCI_CB_IO_BASE_1, PCI_CB_IO_LIMIT_1);
760 program += yenta_allocate_res(socket, 2, IORESOURCE_MEM|IORESOURCE_PREFETCH,
761 PCI_CB_MEMORY_BASE_0, PCI_CB_MEMORY_LIMIT_0);
762 program += yenta_allocate_res(socket, 3, IORESOURCE_MEM,
763 PCI_CB_MEMORY_BASE_1, PCI_CB_MEMORY_LIMIT_1);
764 if (program)
765 pci_setup_cardbus(socket->dev->subordinate);
766 }
767
768
769 /*
770 * Free the bridge mappings for the device..
771 */
772 static void yenta_free_resources(struct yenta_socket *socket)
773 {
774 int i;
775 for (i = 0; i < 4; i++) {
776 struct resource *res;
777 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + i;
778 if (res->start != 0 && res->end != 0)
779 release_resource(res);
780 res->start = res->end = res->flags = 0;
781 }
782 }
783
784
785 /*
786 * Close it down - release our resources and go home..
787 */
788 static void __devexit yenta_close(struct pci_dev *dev)
789 {
790 struct yenta_socket *sock = pci_get_drvdata(dev);
791
792 /* Remove the register attributes */
793 device_remove_file(&dev->dev, &dev_attr_yenta_registers);
794
795 /* we don't want a dying socket registered */
796 pcmcia_unregister_socket(&sock->socket);
797
798 /* Disable all events so we don't die in an IRQ storm */
799 cb_writel(sock, CB_SOCKET_MASK, 0x0);
800 exca_writeb(sock, I365_CSCINT, 0);
801
802 if (sock->cb_irq)
803 free_irq(sock->cb_irq, sock);
804 else
805 del_timer_sync(&sock->poll_timer);
806
807 if (sock->base)
808 iounmap(sock->base);
809 yenta_free_resources(sock);
810
811 pci_release_regions(dev);
812 pci_disable_device(dev);
813 pci_set_drvdata(dev, NULL);
814 }
815
816
817 static struct pccard_operations yenta_socket_operations = {
818 .init = yenta_sock_init,
819 .suspend = yenta_sock_suspend,
820 .get_status = yenta_get_status,
821 .set_socket = yenta_set_socket,
822 .set_io_map = yenta_set_io_map,
823 .set_mem_map = yenta_set_mem_map,
824 };
825
826
827 #ifdef CONFIG_YENTA_TI
828 #include "ti113x.h"
829 #endif
830 #ifdef CONFIG_YENTA_RICOH
831 #include "ricoh.h"
832 #endif
833 #ifdef CONFIG_YENTA_TOSHIBA
834 #include "topic.h"
835 #endif
836 #ifdef CONFIG_YENTA_O2
837 #include "o2micro.h"
838 #endif
839
840 enum {
841 CARDBUS_TYPE_DEFAULT = -1,
842 CARDBUS_TYPE_TI,
843 CARDBUS_TYPE_TI113X,
844 CARDBUS_TYPE_TI12XX,
845 CARDBUS_TYPE_TI1250,
846 CARDBUS_TYPE_RICOH,
847 CARDBUS_TYPE_TOPIC95,
848 CARDBUS_TYPE_TOPIC97,
849 CARDBUS_TYPE_O2MICRO,
850 CARDBUS_TYPE_ENE,
851 };
852
853 /*
854 * Different cardbus controllers have slightly different
855 * initialization sequences etc details. List them here..
856 */
857 static struct cardbus_type cardbus_type[] = {
858 #ifdef CONFIG_YENTA_TI
859 [CARDBUS_TYPE_TI] = {
860 .override = ti_override,
861 .save_state = ti_save_state,
862 .restore_state = ti_restore_state,
863 .sock_init = ti_init,
864 },
865 [CARDBUS_TYPE_TI113X] = {
866 .override = ti113x_override,
867 .save_state = ti_save_state,
868 .restore_state = ti_restore_state,
869 .sock_init = ti_init,
870 },
871 [CARDBUS_TYPE_TI12XX] = {
872 .override = ti12xx_override,
873 .save_state = ti_save_state,
874 .restore_state = ti_restore_state,
875 .sock_init = ti_init,
876 },
877 [CARDBUS_TYPE_TI1250] = {
878 .override = ti1250_override,
879 .save_state = ti_save_state,
880 .restore_state = ti_restore_state,
881 .sock_init = ti_init,
882 },
883 #endif
884 #ifdef CONFIG_YENTA_RICOH
885 [CARDBUS_TYPE_RICOH] = {
886 .override = ricoh_override,
887 .save_state = ricoh_save_state,
888 .restore_state = ricoh_restore_state,
889 },
890 #endif
891 #ifdef CONFIG_YENTA_TOSHIBA
892 [CARDBUS_TYPE_TOPIC95] = {
893 .override = topic95_override,
894 },
895 [CARDBUS_TYPE_TOPIC97] = {
896 .override = topic97_override,
897 },
898 #endif
899 #ifdef CONFIG_YENTA_O2
900 [CARDBUS_TYPE_O2MICRO] = {
901 .override = o2micro_override,
902 .restore_state = o2micro_restore_state,
903 },
904 #endif
905 #ifdef CONFIG_YENTA_TI
906 [CARDBUS_TYPE_ENE] = {
907 .override = ene_override,
908 .save_state = ti_save_state,
909 .restore_state = ti_restore_state,
910 .sock_init = ti_init,
911 },
912 #endif
913 };
914
915
916 static unsigned int yenta_probe_irq(struct yenta_socket *socket, u32 isa_irq_mask)
917 {
918 int i;
919 unsigned long val;
920 u32 mask;
921 u8 reg;
922
923 /*
924 * Probe for usable interrupts using the force
925 * register to generate bogus card status events.
926 */
927 cb_writel(socket, CB_SOCKET_EVENT, -1);
928 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
929 reg = exca_readb(socket, I365_CSCINT);
930 exca_writeb(socket, I365_CSCINT, 0);
931 val = probe_irq_on() & isa_irq_mask;
932 for (i = 1; i < 16; i++) {
933 if (!((val >> i) & 1))
934 continue;
935 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG | (i << 4));
936 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
937 udelay(100);
938 cb_writel(socket, CB_SOCKET_EVENT, -1);
939 }
940 cb_writel(socket, CB_SOCKET_MASK, 0);
941 exca_writeb(socket, I365_CSCINT, reg);
942
943 mask = probe_irq_mask(val) & 0xffff;
944
945 return mask;
946 }
947
948
949 /*
950 * yenta PCI irq probing.
951 * currently only used in the TI/EnE initialization code
952 */
953 #ifdef CONFIG_YENTA_TI
954
955 /* interrupt handler, only used during probing */
956 static irqreturn_t yenta_probe_handler(int irq, void *dev_id)
957 {
958 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
959 u8 csc;
960 u32 cb_event;
961
962 /* Clear interrupt status for the event */
963 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
964 cb_writel(socket, CB_SOCKET_EVENT, -1);
965 csc = exca_readb(socket, I365_CSC);
966
967 if (cb_event || csc) {
968 socket->probe_status = 1;
969 return IRQ_HANDLED;
970 }
971
972 return IRQ_NONE;
973 }
974
975 /* probes the PCI interrupt, use only on override functions */
976 static int yenta_probe_cb_irq(struct yenta_socket *socket)
977 {
978 u8 reg;
979
980 if (!socket->cb_irq)
981 return -1;
982
983 socket->probe_status = 0;
984
985 if (request_irq(socket->cb_irq, yenta_probe_handler, IRQF_SHARED, "yenta", socket)) {
986 dev_printk(KERN_WARNING, &socket->dev->dev,
987 "request_irq() in yenta_probe_cb_irq() failed!\n");
988 return -1;
989 }
990
991 /* generate interrupt, wait */
992 reg = exca_readb(socket, I365_CSCINT);
993 exca_writeb(socket, I365_CSCINT, reg | I365_CSC_STSCHG);
994 cb_writel(socket, CB_SOCKET_EVENT, -1);
995 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
996 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
997
998 msleep(100);
999
1000 /* disable interrupts */
1001 cb_writel(socket, CB_SOCKET_MASK, 0);
1002 exca_writeb(socket, I365_CSCINT, reg);
1003 cb_writel(socket, CB_SOCKET_EVENT, -1);
1004 exca_readb(socket, I365_CSC);
1005
1006 free_irq(socket->cb_irq, socket);
1007
1008 return (int) socket->probe_status;
1009 }
1010
1011 #endif /* CONFIG_YENTA_TI */
1012
1013
1014 /*
1015 * Set static data that doesn't need re-initializing..
1016 */
1017 static void yenta_get_socket_capabilities(struct yenta_socket *socket, u32 isa_irq_mask)
1018 {
1019 socket->socket.pci_irq = socket->cb_irq;
1020 if (isa_probe)
1021 socket->socket.irq_mask = yenta_probe_irq(socket, isa_irq_mask);
1022 else
1023 socket->socket.irq_mask = 0;
1024
1025 dev_printk(KERN_INFO, &socket->dev->dev,
1026 "ISA IRQ mask 0x%04x, PCI irq %d\n",
1027 socket->socket.irq_mask, socket->cb_irq);
1028 }
1029
1030 /*
1031 * Initialize the standard cardbus registers
1032 */
1033 static void yenta_config_init(struct yenta_socket *socket)
1034 {
1035 u16 bridge;
1036 struct pci_dev *dev = socket->dev;
1037 struct pci_bus_region region;
1038
1039 pcibios_resource_to_bus(socket->dev, &region, &dev->resource[0]);
1040
1041 config_writel(socket, CB_LEGACY_MODE_BASE, 0);
1042 config_writel(socket, PCI_BASE_ADDRESS_0, region.start);
1043 config_writew(socket, PCI_COMMAND,
1044 PCI_COMMAND_IO |
1045 PCI_COMMAND_MEMORY |
1046 PCI_COMMAND_MASTER |
1047 PCI_COMMAND_WAIT);
1048
1049 /* MAGIC NUMBERS! Fixme */
1050 config_writeb(socket, PCI_CACHE_LINE_SIZE, L1_CACHE_BYTES / 4);
1051 config_writeb(socket, PCI_LATENCY_TIMER, 168);
1052 config_writel(socket, PCI_PRIMARY_BUS,
1053 (176 << 24) | /* sec. latency timer */
1054 (dev->subordinate->subordinate << 16) | /* subordinate bus */
1055 (dev->subordinate->secondary << 8) | /* secondary bus */
1056 dev->subordinate->primary); /* primary bus */
1057
1058 /*
1059 * Set up the bridging state:
1060 * - enable write posting.
1061 * - memory window 0 prefetchable, window 1 non-prefetchable
1062 * - PCI interrupts enabled if a PCI interrupt exists..
1063 */
1064 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
1065 bridge &= ~(CB_BRIDGE_CRST | CB_BRIDGE_PREFETCH1 | CB_BRIDGE_ISAEN | CB_BRIDGE_VGAEN);
1066 bridge |= CB_BRIDGE_PREFETCH0 | CB_BRIDGE_POSTEN;
1067 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
1068 }
1069
1070 /**
1071 * yenta_fixup_parent_bridge - Fix subordinate bus# of the parent bridge
1072 * @cardbus_bridge: The PCI bus which the CardBus bridge bridges to
1073 *
1074 * Checks if devices on the bus which the CardBus bridge bridges to would be
1075 * invisible during PCI scans because of a misconfigured subordinate number
1076 * of the parent brige - some BIOSes seem to be too lazy to set it right.
1077 * Does the fixup carefully by checking how far it can go without conflicts.
1078 * See http\://bugzilla.kernel.org/show_bug.cgi?id=2944 for more information.
1079 */
1080 static void yenta_fixup_parent_bridge(struct pci_bus *cardbus_bridge)
1081 {
1082 struct list_head *tmp;
1083 unsigned char upper_limit;
1084 /*
1085 * We only check and fix the parent bridge: All systems which need
1086 * this fixup that have been reviewed are laptops and the only bridge
1087 * which needed fixing was the parent bridge of the CardBus bridge:
1088 */
1089 struct pci_bus *bridge_to_fix = cardbus_bridge->parent;
1090
1091 /* Check bus numbers are already set up correctly: */
1092 if (bridge_to_fix->subordinate >= cardbus_bridge->subordinate)
1093 return; /* The subordinate number is ok, nothing to do */
1094
1095 if (!bridge_to_fix->parent)
1096 return; /* Root bridges are ok */
1097
1098 /* stay within the limits of the bus range of the parent: */
1099 upper_limit = bridge_to_fix->parent->subordinate;
1100
1101 /* check the bus ranges of all silbling bridges to prevent overlap */
1102 list_for_each(tmp, &bridge_to_fix->parent->children) {
1103 struct pci_bus *silbling = pci_bus_b(tmp);
1104 /*
1105 * If the silbling has a higher secondary bus number
1106 * and it's secondary is equal or smaller than our
1107 * current upper limit, set the new upper limit to
1108 * the bus number below the silbling's range:
1109 */
1110 if (silbling->secondary > bridge_to_fix->subordinate
1111 && silbling->secondary <= upper_limit)
1112 upper_limit = silbling->secondary - 1;
1113 }
1114
1115 /* Show that the wanted subordinate number is not possible: */
1116 if (cardbus_bridge->subordinate > upper_limit)
1117 dev_printk(KERN_WARNING, &cardbus_bridge->dev,
1118 "Upper limit for fixing this "
1119 "bridge's parent bridge: #%02x\n", upper_limit);
1120
1121 /* If we have room to increase the bridge's subordinate number, */
1122 if (bridge_to_fix->subordinate < upper_limit) {
1123
1124 /* use the highest number of the hidden bus, within limits */
1125 unsigned char subordinate_to_assign =
1126 min(cardbus_bridge->subordinate, upper_limit);
1127
1128 dev_printk(KERN_INFO, &bridge_to_fix->dev,
1129 "Raising subordinate bus# of parent "
1130 "bus (#%02x) from #%02x to #%02x\n",
1131 bridge_to_fix->number,
1132 bridge_to_fix->subordinate, subordinate_to_assign);
1133
1134 /* Save the new subordinate in the bus struct of the bridge */
1135 bridge_to_fix->subordinate = subordinate_to_assign;
1136
1137 /* and update the PCI config space with the new subordinate */
1138 pci_write_config_byte(bridge_to_fix->self,
1139 PCI_SUBORDINATE_BUS, bridge_to_fix->subordinate);
1140 }
1141 }
1142
1143 /*
1144 * Initialize a cardbus controller. Make sure we have a usable
1145 * interrupt, and that we can map the cardbus area. Fill in the
1146 * socket information structure..
1147 */
1148 static int __devinit yenta_probe(struct pci_dev *dev, const struct pci_device_id *id)
1149 {
1150 struct yenta_socket *socket;
1151 int ret;
1152
1153 /*
1154 * If we failed to assign proper bus numbers for this cardbus
1155 * controller during PCI probe, its subordinate pci_bus is NULL.
1156 * Bail out if so.
1157 */
1158 if (!dev->subordinate) {
1159 dev_printk(KERN_ERR, &dev->dev, "no bus associated! "
1160 "(try 'pci=assign-busses')\n");
1161 return -ENODEV;
1162 }
1163
1164 socket = kzalloc(sizeof(struct yenta_socket), GFP_KERNEL);
1165 if (!socket)
1166 return -ENOMEM;
1167
1168 /* prepare pcmcia_socket */
1169 socket->socket.ops = &yenta_socket_operations;
1170 socket->socket.resource_ops = &pccard_nonstatic_ops;
1171 socket->socket.dev.parent = &dev->dev;
1172 socket->socket.driver_data = socket;
1173 socket->socket.owner = THIS_MODULE;
1174 socket->socket.features = SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
1175 socket->socket.map_size = 0x1000;
1176 socket->socket.cb_dev = dev;
1177
1178 /* prepare struct yenta_socket */
1179 socket->dev = dev;
1180 pci_set_drvdata(dev, socket);
1181
1182 /*
1183 * Do some basic sanity checking..
1184 */
1185 if (pci_enable_device(dev)) {
1186 ret = -EBUSY;
1187 goto free;
1188 }
1189
1190 ret = pci_request_regions(dev, "yenta_socket");
1191 if (ret)
1192 goto disable;
1193
1194 if (!pci_resource_start(dev, 0)) {
1195 dev_printk(KERN_ERR, &dev->dev, "No cardbus resource!\n");
1196 ret = -ENODEV;
1197 goto release;
1198 }
1199
1200 /*
1201 * Ok, start setup.. Map the cardbus registers,
1202 * and request the IRQ.
1203 */
1204 socket->base = ioremap(pci_resource_start(dev, 0), 0x1000);
1205 if (!socket->base) {
1206 ret = -ENOMEM;
1207 goto release;
1208 }
1209
1210 /*
1211 * report the subsystem vendor and device for help debugging
1212 * the irq stuff...
1213 */
1214 dev_printk(KERN_INFO, &dev->dev, "CardBus bridge found [%04x:%04x]\n",
1215 dev->subsystem_vendor, dev->subsystem_device);
1216
1217 yenta_config_init(socket);
1218
1219 /* Disable all events */
1220 cb_writel(socket, CB_SOCKET_MASK, 0x0);
1221
1222 /* Set up the bridge regions.. */
1223 yenta_allocate_resources(socket);
1224
1225 socket->cb_irq = dev->irq;
1226
1227 /* Do we have special options for the device? */
1228 if (id->driver_data != CARDBUS_TYPE_DEFAULT &&
1229 id->driver_data < ARRAY_SIZE(cardbus_type)) {
1230 socket->type = &cardbus_type[id->driver_data];
1231
1232 ret = socket->type->override(socket);
1233 if (ret < 0)
1234 goto unmap;
1235 }
1236
1237 /* We must finish initialization here */
1238
1239 if (!socket->cb_irq || request_irq(socket->cb_irq, yenta_interrupt, IRQF_SHARED, "yenta", socket)) {
1240 /* No IRQ or request_irq failed. Poll */
1241 socket->cb_irq = 0; /* But zero is a valid IRQ number. */
1242 init_timer(&socket->poll_timer);
1243 socket->poll_timer.function = yenta_interrupt_wrapper;
1244 socket->poll_timer.data = (unsigned long)socket;
1245 socket->poll_timer.expires = jiffies + HZ;
1246 add_timer(&socket->poll_timer);
1247 dev_printk(KERN_INFO, &dev->dev,
1248 "no PCI IRQ, CardBus support disabled for this "
1249 "socket.\n");
1250 dev_printk(KERN_INFO, &dev->dev,
1251 "check your BIOS CardBus, BIOS IRQ or ACPI "
1252 "settings.\n");
1253 } else {
1254 socket->socket.features |= SS_CAP_CARDBUS;
1255 }
1256
1257 /* Figure out what the dang thing can do for the PCMCIA layer... */
1258 yenta_interrogate(socket);
1259 yenta_get_socket_capabilities(socket, isa_interrupts);
1260 dev_printk(KERN_INFO, &dev->dev,
1261 "Socket status: %08x\n", cb_readl(socket, CB_SOCKET_STATE));
1262
1263 yenta_fixup_parent_bridge(dev->subordinate);
1264
1265 /* Register it with the pcmcia layer.. */
1266 ret = pcmcia_register_socket(&socket->socket);
1267 if (ret == 0) {
1268 /* Add the yenta register attributes */
1269 ret = device_create_file(&dev->dev, &dev_attr_yenta_registers);
1270 if (ret == 0)
1271 goto out;
1272
1273 /* error path... */
1274 pcmcia_unregister_socket(&socket->socket);
1275 }
1276
1277 unmap:
1278 iounmap(socket->base);
1279 release:
1280 pci_release_regions(dev);
1281 disable:
1282 pci_disable_device(dev);
1283 free:
1284 kfree(socket);
1285 out:
1286 return ret;
1287 }
1288
1289 #ifdef CONFIG_PM
1290 static int yenta_dev_suspend_noirq(struct device *dev)
1291 {
1292 struct pci_dev *pdev = to_pci_dev(dev);
1293 struct yenta_socket *socket = pci_get_drvdata(pdev);
1294
1295 if (!socket)
1296 return 0;
1297
1298 if (socket->type && socket->type->save_state)
1299 socket->type->save_state(socket);
1300
1301 pci_save_state(pdev);
1302 pci_read_config_dword(pdev, 16*4, &socket->saved_state[0]);
1303 pci_read_config_dword(pdev, 17*4, &socket->saved_state[1]);
1304 pci_disable_device(pdev);
1305
1306 return 0;
1307 }
1308
1309 static int yenta_dev_resume_noirq(struct device *dev)
1310 {
1311 struct pci_dev *pdev = to_pci_dev(dev);
1312 struct yenta_socket *socket = pci_get_drvdata(pdev);
1313 int ret;
1314
1315 if (!socket)
1316 return 0;
1317
1318 pci_write_config_dword(pdev, 16*4, socket->saved_state[0]);
1319 pci_write_config_dword(pdev, 17*4, socket->saved_state[1]);
1320
1321 ret = pci_enable_device(pdev);
1322 if (ret)
1323 return ret;
1324
1325 pci_set_master(pdev);
1326
1327 if (socket->type && socket->type->restore_state)
1328 socket->type->restore_state(socket);
1329
1330 return 0;
1331 }
1332
1333 static const struct dev_pm_ops yenta_pm_ops = {
1334 .suspend_noirq = yenta_dev_suspend_noirq,
1335 .resume_noirq = yenta_dev_resume_noirq,
1336 .freeze_noirq = yenta_dev_suspend_noirq,
1337 .thaw_noirq = yenta_dev_resume_noirq,
1338 .poweroff_noirq = yenta_dev_suspend_noirq,
1339 .restore_noirq = yenta_dev_resume_noirq,
1340 };
1341
1342 #define YENTA_PM_OPS (&yenta_pm_ops)
1343 #else
1344 #define YENTA_PM_OPS NULL
1345 #endif
1346
1347 #define CB_ID(vend, dev, type) \
1348 { \
1349 .vendor = vend, \
1350 .device = dev, \
1351 .subvendor = PCI_ANY_ID, \
1352 .subdevice = PCI_ANY_ID, \
1353 .class = PCI_CLASS_BRIDGE_CARDBUS << 8, \
1354 .class_mask = ~0, \
1355 .driver_data = CARDBUS_TYPE_##type, \
1356 }
1357
1358 static struct pci_device_id yenta_table[] = {
1359 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1031, TI),
1360
1361 /*
1362 * TBD: Check if these TI variants can use more
1363 * advanced overrides instead. (I can't get the
1364 * data sheets for these devices. --rmk)
1365 */
1366 #ifdef CONFIG_YENTA_TI
1367 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1210, TI),
1368
1369 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1130, TI113X),
1370 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1131, TI113X),
1371
1372 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1211, TI12XX),
1373 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1220, TI12XX),
1374 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1221, TI12XX),
1375 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1225, TI12XX),
1376 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251A, TI12XX),
1377 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251B, TI12XX),
1378 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1420, TI12XX),
1379 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1450, TI12XX),
1380 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1451A, TI12XX),
1381 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1510, TI12XX),
1382 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1520, TI12XX),
1383 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1620, TI12XX),
1384 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4410, TI12XX),
1385 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4450, TI12XX),
1386 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4451, TI12XX),
1387 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4510, TI12XX),
1388 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4520, TI12XX),
1389
1390 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1250, TI1250),
1391 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1410, TI1250),
1392
1393 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX21_XX11, TI12XX),
1394 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X515, TI12XX),
1395 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX12, TI12XX),
1396 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X420, TI12XX),
1397 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X620, TI12XX),
1398 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7410, TI12XX),
1399 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7510, TI12XX),
1400 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7610, TI12XX),
1401
1402 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_710, ENE),
1403 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_712, ENE),
1404 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_720, ENE),
1405 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_722, ENE),
1406 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1211, ENE),
1407 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1225, ENE),
1408 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1410, ENE),
1409 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1420, ENE),
1410 #endif /* CONFIG_YENTA_TI */
1411
1412 #ifdef CONFIG_YENTA_RICOH
1413 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C465, RICOH),
1414 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C466, RICOH),
1415 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C475, RICOH),
1416 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, RICOH),
1417 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C478, RICOH),
1418 #endif
1419
1420 #ifdef CONFIG_YENTA_TOSHIBA
1421 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC95, TOPIC95),
1422 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC97, TOPIC97),
1423 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC100, TOPIC97),
1424 #endif
1425
1426 #ifdef CONFIG_YENTA_O2
1427 CB_ID(PCI_VENDOR_ID_O2, PCI_ANY_ID, O2MICRO),
1428 #endif
1429
1430 /* match any cardbus bridge */
1431 CB_ID(PCI_ANY_ID, PCI_ANY_ID, DEFAULT),
1432 { /* all zeroes */ }
1433 };
1434 MODULE_DEVICE_TABLE(pci, yenta_table);
1435
1436
1437 static struct pci_driver yenta_cardbus_driver = {
1438 .name = "yenta_cardbus",
1439 .id_table = yenta_table,
1440 .probe = yenta_probe,
1441 .remove = __devexit_p(yenta_close),
1442 .driver.pm = YENTA_PM_OPS,
1443 };
1444
1445
1446 static int __init yenta_socket_init(void)
1447 {
1448 return pci_register_driver(&yenta_cardbus_driver);
1449 }
1450
1451
1452 static void __exit yenta_socket_exit(void)
1453 {
1454 pci_unregister_driver(&yenta_cardbus_driver);
1455 }
1456
1457
1458 module_init(yenta_socket_init);
1459 module_exit(yenta_socket_exit);
1460
1461 MODULE_LICENSE("GPL");
kernel-based virtual machine