?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cxgb4: minor cleanup
[linux-2.6/kvm.git] / drivers / net / cxgb4 / cxgb4.h
blob62804bb4022dcfd850cf8e1acdb83f5a1ca4ada8
1 /*
2 * This file is part of the Chelsio T4 Ethernet driver for Linux.
3 *
4 * Copyright (c) 2003-2010 Chelsio Communications, Inc. All rights reserved.
5 *
6 * This software is available to you under a choice of one of two
7 * licenses. You may choose to be licensed under the terms of the GNU
8 * General Public License (GPL) Version 2, available from the file
9 * COPYING in the main directory of this source tree, or the
10 * OpenIB.org BSD license below:
11 *
12 * Redistribution and use in source and binary forms, with or
13 * without modification, are permitted provided that the following
14 * conditions are met:
15 *
16 * - Redistributions of source code must retain the above
17 * copyright notice, this list of conditions and the following
18 * disclaimer.
19 *
20 * - Redistributions in binary form must reproduce the above
21 * copyright notice, this list of conditions and the following
22 * disclaimer in the documentation and/or other materials
23 * provided with the distribution.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
28 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
29 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
30 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
31 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
32 * SOFTWARE.
33 */
34
35 #ifndef __CXGB4_H__
36 #define __CXGB4_H__
37
38 #include <linux/bitops.h>
39 #include <linux/cache.h>
40 #include <linux/interrupt.h>
41 #include <linux/list.h>
42 #include <linux/netdevice.h>
43 #include <linux/pci.h>
44 #include <linux/spinlock.h>
45 #include <linux/timer.h>
46 #include <asm/io.h>
47 #include "cxgb4_uld.h"
48 #include "t4_hw.h"
49
50 #define FW_VERSION_MAJOR 1
51 #define FW_VERSION_MINOR 1
52 #define FW_VERSION_MICRO 0
53
54 enum {
55 MAX_NPORTS = 4, /* max # of ports */
56 SERNUM_LEN = 24, /* Serial # length */
57 EC_LEN = 16, /* E/C length */
58 ID_LEN = 16, /* ID length */
59 };
60
61 enum {
62 MEM_EDC0,
63 MEM_EDC1,
64 MEM_MC
65 };
66
67 enum dev_master {
68 MASTER_CANT,
69 MASTER_MAY,
70 MASTER_MUST
71 };
72
73 enum dev_state {
74 DEV_STATE_UNINIT,
75 DEV_STATE_INIT,
76 DEV_STATE_ERR
77 };
78
79 enum {
80 PAUSE_RX = 1 << 0,
81 PAUSE_TX = 1 << 1,
82 PAUSE_AUTONEG = 1 << 2
83 };
84
85 struct port_stats {
86 u64 tx_octets; /* total # of octets in good frames */
87 u64 tx_frames; /* all good frames */
88 u64 tx_bcast_frames; /* all broadcast frames */
89 u64 tx_mcast_frames; /* all multicast frames */
90 u64 tx_ucast_frames; /* all unicast frames */
91 u64 tx_error_frames; /* all error frames */
92
93 u64 tx_frames_64; /* # of Tx frames in a particular range */
94 u64 tx_frames_65_127;
95 u64 tx_frames_128_255;
96 u64 tx_frames_256_511;
97 u64 tx_frames_512_1023;
98 u64 tx_frames_1024_1518;
99 u64 tx_frames_1519_max;
100
101 u64 tx_drop; /* # of dropped Tx frames */
102 u64 tx_pause; /* # of transmitted pause frames */
103 u64 tx_ppp0; /* # of transmitted PPP prio 0 frames */
104 u64 tx_ppp1; /* # of transmitted PPP prio 1 frames */
105 u64 tx_ppp2; /* # of transmitted PPP prio 2 frames */
106 u64 tx_ppp3; /* # of transmitted PPP prio 3 frames */
107 u64 tx_ppp4; /* # of transmitted PPP prio 4 frames */
108 u64 tx_ppp5; /* # of transmitted PPP prio 5 frames */
109 u64 tx_ppp6; /* # of transmitted PPP prio 6 frames */
110 u64 tx_ppp7; /* # of transmitted PPP prio 7 frames */
111
112 u64 rx_octets; /* total # of octets in good frames */
113 u64 rx_frames; /* all good frames */
114 u64 rx_bcast_frames; /* all broadcast frames */
115 u64 rx_mcast_frames; /* all multicast frames */
116 u64 rx_ucast_frames; /* all unicast frames */
117 u64 rx_too_long; /* # of frames exceeding MTU */
118 u64 rx_jabber; /* # of jabber frames */
119 u64 rx_fcs_err; /* # of received frames with bad FCS */
120 u64 rx_len_err; /* # of received frames with length error */
121 u64 rx_symbol_err; /* symbol errors */
122 u64 rx_runt; /* # of short frames */
123
124 u64 rx_frames_64; /* # of Rx frames in a particular range */
125 u64 rx_frames_65_127;
126 u64 rx_frames_128_255;
127 u64 rx_frames_256_511;
128 u64 rx_frames_512_1023;
129 u64 rx_frames_1024_1518;
130 u64 rx_frames_1519_max;
131
132 u64 rx_pause; /* # of received pause frames */
133 u64 rx_ppp0; /* # of received PPP prio 0 frames */
134 u64 rx_ppp1; /* # of received PPP prio 1 frames */
135 u64 rx_ppp2; /* # of received PPP prio 2 frames */
136 u64 rx_ppp3; /* # of received PPP prio 3 frames */
137 u64 rx_ppp4; /* # of received PPP prio 4 frames */
138 u64 rx_ppp5; /* # of received PPP prio 5 frames */
139 u64 rx_ppp6; /* # of received PPP prio 6 frames */
140 u64 rx_ppp7; /* # of received PPP prio 7 frames */
141
142 u64 rx_ovflow0; /* drops due to buffer-group 0 overflows */
143 u64 rx_ovflow1; /* drops due to buffer-group 1 overflows */
144 u64 rx_ovflow2; /* drops due to buffer-group 2 overflows */
145 u64 rx_ovflow3; /* drops due to buffer-group 3 overflows */
146 u64 rx_trunc0; /* buffer-group 0 truncated packets */
147 u64 rx_trunc1; /* buffer-group 1 truncated packets */
148 u64 rx_trunc2; /* buffer-group 2 truncated packets */
149 u64 rx_trunc3; /* buffer-group 3 truncated packets */
150 };
151
152 struct lb_port_stats {
153 u64 octets;
154 u64 frames;
155 u64 bcast_frames;
156 u64 mcast_frames;
157 u64 ucast_frames;
158 u64 error_frames;
159
160 u64 frames_64;
161 u64 frames_65_127;
162 u64 frames_128_255;
163 u64 frames_256_511;
164 u64 frames_512_1023;
165 u64 frames_1024_1518;
166 u64 frames_1519_max;
167
168 u64 drop;
169
170 u64 ovflow0;
171 u64 ovflow1;
172 u64 ovflow2;
173 u64 ovflow3;
174 u64 trunc0;
175 u64 trunc1;
176 u64 trunc2;
177 u64 trunc3;
178 };
179
180 struct tp_tcp_stats {
181 u32 tcpOutRsts;
182 u64 tcpInSegs;
183 u64 tcpOutSegs;
184 u64 tcpRetransSegs;
185 };
186
187 struct tp_err_stats {
188 u32 macInErrs[4];
189 u32 hdrInErrs[4];
190 u32 tcpInErrs[4];
191 u32 tnlCongDrops[4];
192 u32 ofldChanDrops[4];
193 u32 tnlTxDrops[4];
194 u32 ofldVlanDrops[4];
195 u32 tcp6InErrs[4];
196 u32 ofldNoNeigh;
197 u32 ofldCongDefer;
198 };
199
200 struct tp_params {
201 unsigned int ntxchan; /* # of Tx channels */
202 unsigned int tre; /* log2 of core clocks per TP tick */
203 };
204
205 struct vpd_params {
206 unsigned int cclk;
207 u8 ec[EC_LEN + 1];
208 u8 sn[SERNUM_LEN + 1];
209 u8 id[ID_LEN + 1];
210 };
211
212 struct pci_params {
213 unsigned char speed;
214 unsigned char width;
215 };
216
217 struct adapter_params {
218 struct tp_params tp;
219 struct vpd_params vpd;
220 struct pci_params pci;
221
222 unsigned int sf_size; /* serial flash size in bytes */
223 unsigned int sf_nsec; /* # of flash sectors */
224 unsigned int sf_fw_start; /* start of FW image in flash */
225
226 unsigned int fw_vers;
227 unsigned int tp_vers;
228 u8 api_vers[7];
229
230 unsigned short mtus[NMTUS];
231 unsigned short a_wnd[NCCTRL_WIN];
232 unsigned short b_wnd[NCCTRL_WIN];
233
234 unsigned char nports; /* # of ethernet ports */
235 unsigned char portvec;
236 unsigned char rev; /* chip revision */
237 unsigned char offload;
238
239 unsigned int ofldq_wr_cred;
240 };
241
242 struct trace_params {
243 u32 data[TRACE_LEN / 4];
244 u32 mask[TRACE_LEN / 4];
245 unsigned short snap_len;
246 unsigned short min_len;
247 unsigned char skip_ofst;
248 unsigned char skip_len;
249 unsigned char invert;
250 unsigned char port;
251 };
252
253 struct link_config {
254 unsigned short supported; /* link capabilities */
255 unsigned short advertising; /* advertised capabilities */
256 unsigned short requested_speed; /* speed user has requested */
257 unsigned short speed; /* actual link speed */
258 unsigned char requested_fc; /* flow control user has requested */
259 unsigned char fc; /* actual link flow control */
260 unsigned char autoneg; /* autonegotiating? */
261 unsigned char link_ok; /* link up? */
262 };
263
264 #define FW_LEN16(fw_struct) FW_CMD_LEN16(sizeof(fw_struct) / 16)
265
266 enum {
267 MAX_ETH_QSETS = 32, /* # of Ethernet Tx/Rx queue sets */
268 MAX_OFLD_QSETS = 16, /* # of offload Tx/Rx queue sets */
269 MAX_CTRL_QUEUES = NCHAN, /* # of control Tx queues */
270 MAX_RDMA_QUEUES = NCHAN, /* # of streaming RDMA Rx queues */
271 };
272
273 enum {
274 MAX_EGRQ = 128, /* max # of egress queues, including FLs */
275 MAX_INGQ = 64 /* max # of interrupt-capable ingress queues */
276 };
277
278 struct adapter;
279 struct vlan_group;
280 struct sge_rspq;
281
282 struct port_info {
283 struct adapter *adapter;
284 struct vlan_group *vlan_grp;
285 u16 viid;
286 s16 xact_addr_filt; /* index of exact MAC address filter */
287 u16 rss_size; /* size of VI's RSS table slice */
288 s8 mdio_addr;
289 u8 port_type;
290 u8 mod_type;
291 u8 port_id;
292 u8 tx_chan;
293 u8 lport; /* associated offload logical port */
294 u8 rx_offload; /* CSO, etc */
295 u8 nqsets; /* # of qsets */
296 u8 first_qset; /* index of first qset */
297 struct link_config link_cfg;
298 };
299
300 /* port_info.rx_offload flags */
301 enum {
302 RX_CSO = 1 << 0,
303 };
304
305 struct dentry;
306 struct work_struct;
307
308 enum { /* adapter flags */
309 FULL_INIT_DONE = (1 << 0),
310 USING_MSI = (1 << 1),
311 USING_MSIX = (1 << 2),
312 FW_OK = (1 << 4),
313 };
314
315 struct rx_sw_desc;
316
317 struct sge_fl { /* SGE free-buffer queue state */
318 unsigned int avail; /* # of available Rx buffers */
319 unsigned int pend_cred; /* new buffers since last FL DB ring */
320 unsigned int cidx; /* consumer index */
321 unsigned int pidx; /* producer index */
322 unsigned long alloc_failed; /* # of times buffer allocation failed */
323 unsigned long large_alloc_failed;
324 unsigned long starving;
325 /* RO fields */
326 unsigned int cntxt_id; /* SGE context id for the free list */
327 unsigned int size; /* capacity of free list */
328 struct rx_sw_desc *sdesc; /* address of SW Rx descriptor ring */
329 __be64 *desc; /* address of HW Rx descriptor ring */
330 dma_addr_t addr; /* bus address of HW ring start */
331 };
332
333 /* A packet gather list */
334 struct pkt_gl {
335 skb_frag_t frags[MAX_SKB_FRAGS];
336 void *va; /* virtual address of first byte */
337 unsigned int nfrags; /* # of fragments */
338 unsigned int tot_len; /* total length of fragments */
339 };
340
341 typedef int (*rspq_handler_t)(struct sge_rspq *q, const __be64 *rsp,
342 const struct pkt_gl *gl);
343
344 struct sge_rspq { /* state for an SGE response queue */
345 struct napi_struct napi;
346 const __be64 *cur_desc; /* current descriptor in queue */
347 unsigned int cidx; /* consumer index */
348 u8 gen; /* current generation bit */
349 u8 intr_params; /* interrupt holdoff parameters */
350 u8 next_intr_params; /* holdoff params for next interrupt */
351 u8 pktcnt_idx; /* interrupt packet threshold */
352 u8 uld; /* ULD handling this queue */
353 u8 idx; /* queue index within its group */
354 int offset; /* offset into current Rx buffer */
355 u16 cntxt_id; /* SGE context id for the response q */
356 u16 abs_id; /* absolute SGE id for the response q */
357 __be64 *desc; /* address of HW response ring */
358 dma_addr_t phys_addr; /* physical address of the ring */
359 unsigned int iqe_len; /* entry size */
360 unsigned int size; /* capacity of response queue */
361 struct adapter *adap;
362 struct net_device *netdev; /* associated net device */
363 rspq_handler_t handler;
364 };
365
366 struct sge_eth_stats { /* Ethernet queue statistics */
367 unsigned long pkts; /* # of ethernet packets */
368 unsigned long lro_pkts; /* # of LRO super packets */
369 unsigned long lro_merged; /* # of wire packets merged by LRO */
370 unsigned long rx_cso; /* # of Rx checksum offloads */
371 unsigned long vlan_ex; /* # of Rx VLAN extractions */
372 unsigned long rx_drops; /* # of packets dropped due to no mem */
373 };
374
375 struct sge_eth_rxq { /* SW Ethernet Rx queue */
376 struct sge_rspq rspq;
377 struct sge_fl fl;
378 struct sge_eth_stats stats;
379 } ____cacheline_aligned_in_smp;
380
381 struct sge_ofld_stats { /* offload queue statistics */
382 unsigned long pkts; /* # of packets */
383 unsigned long imm; /* # of immediate-data packets */
384 unsigned long an; /* # of asynchronous notifications */
385 unsigned long nomem; /* # of responses deferred due to no mem */
386 };
387
388 struct sge_ofld_rxq { /* SW offload Rx queue */
389 struct sge_rspq rspq;
390 struct sge_fl fl;
391 struct sge_ofld_stats stats;
392 } ____cacheline_aligned_in_smp;
393
394 struct tx_desc {
395 __be64 flit[8];
396 };
397
398 struct tx_sw_desc;
399
400 struct sge_txq {
401 unsigned int in_use; /* # of in-use Tx descriptors */
402 unsigned int size; /* # of descriptors */
403 unsigned int cidx; /* SW consumer index */
404 unsigned int pidx; /* producer index */
405 unsigned long stops; /* # of times q has been stopped */
406 unsigned long restarts; /* # of queue restarts */
407 unsigned int cntxt_id; /* SGE context id for the Tx q */
408 struct tx_desc *desc; /* address of HW Tx descriptor ring */
409 struct tx_sw_desc *sdesc; /* address of SW Tx descriptor ring */
410 struct sge_qstat *stat; /* queue status entry */
411 dma_addr_t phys_addr; /* physical address of the ring */
412 };
413
414 struct sge_eth_txq { /* state for an SGE Ethernet Tx queue */
415 struct sge_txq q;
416 struct netdev_queue *txq; /* associated netdev TX queue */
417 unsigned long tso; /* # of TSO requests */
418 unsigned long tx_cso; /* # of Tx checksum offloads */
419 unsigned long vlan_ins; /* # of Tx VLAN insertions */
420 unsigned long mapping_err; /* # of I/O MMU packet mapping errors */
421 } ____cacheline_aligned_in_smp;
422
423 struct sge_ofld_txq { /* state for an SGE offload Tx queue */
424 struct sge_txq q;
425 struct adapter *adap;
426 struct sk_buff_head sendq; /* list of backpressured packets */
427 struct tasklet_struct qresume_tsk; /* restarts the queue */
428 u8 full; /* the Tx ring is full */
429 unsigned long mapping_err; /* # of I/O MMU packet mapping errors */
430 } ____cacheline_aligned_in_smp;
431
432 struct sge_ctrl_txq { /* state for an SGE control Tx queue */
433 struct sge_txq q;
434 struct adapter *adap;
435 struct sk_buff_head sendq; /* list of backpressured packets */
436 struct tasklet_struct qresume_tsk; /* restarts the queue */
437 u8 full; /* the Tx ring is full */
438 } ____cacheline_aligned_in_smp;
439
440 struct sge {
441 struct sge_eth_txq ethtxq[MAX_ETH_QSETS];
442 struct sge_ofld_txq ofldtxq[MAX_OFLD_QSETS];
443 struct sge_ctrl_txq ctrlq[MAX_CTRL_QUEUES];
444
445 struct sge_eth_rxq ethrxq[MAX_ETH_QSETS];
446 struct sge_ofld_rxq ofldrxq[MAX_OFLD_QSETS];
447 struct sge_ofld_rxq rdmarxq[MAX_RDMA_QUEUES];
448 struct sge_rspq fw_evtq ____cacheline_aligned_in_smp;
449
450 struct sge_rspq intrq ____cacheline_aligned_in_smp;
451 spinlock_t intrq_lock;
452
453 u16 max_ethqsets; /* # of available Ethernet queue sets */
454 u16 ethqsets; /* # of active Ethernet queue sets */
455 u16 ethtxq_rover; /* Tx queue to clean up next */
456 u16 ofldqsets; /* # of active offload queue sets */
457 u16 rdmaqs; /* # of available RDMA Rx queues */
458 u16 ofld_rxq[MAX_OFLD_QSETS];
459 u16 rdma_rxq[NCHAN];
460 u16 timer_val[SGE_NTIMERS];
461 u8 counter_val[SGE_NCOUNTERS];
462 unsigned int starve_thres;
463 u8 idma_state[2];
464 void *egr_map[MAX_EGRQ]; /* qid->queue egress queue map */
465 struct sge_rspq *ingr_map[MAX_INGQ]; /* qid->queue ingress queue map */
466 DECLARE_BITMAP(starving_fl, MAX_EGRQ);
467 DECLARE_BITMAP(txq_maperr, MAX_EGRQ);
468 struct timer_list rx_timer; /* refills starving FLs */
469 struct timer_list tx_timer; /* checks Tx queues */
470 };
471
472 #define for_each_ethrxq(sge, i) for (i = 0; i < (sge)->ethqsets; i++)
473 #define for_each_ofldrxq(sge, i) for (i = 0; i < (sge)->ofldqsets; i++)
474 #define for_each_rdmarxq(sge, i) for (i = 0; i < (sge)->rdmaqs; i++)
475
476 struct l2t_data;
477
478 struct adapter {
479 void __iomem *regs;
480 struct pci_dev *pdev;
481 struct device *pdev_dev;
482 unsigned long registered_device_map;
483 unsigned long flags;
484
485 const char *name;
486 int msg_enable;
487
488 struct adapter_params params;
489 struct cxgb4_virt_res vres;
490 unsigned int swintr;
491
492 unsigned int wol;
493
494 struct {
495 unsigned short vec;
496 char desc[14];
497 } msix_info[MAX_INGQ + 1];
498
499 struct sge sge;
500
501 struct net_device *port[MAX_NPORTS];
502 u8 chan_map[NCHAN]; /* channel -> port map */
503
504 struct l2t_data *l2t;
505 void *uld_handle[CXGB4_ULD_MAX];
506 struct list_head list_node;
507
508 struct tid_info tids;
509 void **tid_release_head;
510 spinlock_t tid_release_lock;
511 struct work_struct tid_release_task;
512 bool tid_release_task_busy;
513
514 struct dentry *debugfs_root;
515
516 spinlock_t stats_lock;
517 };
518
519 static inline u32 t4_read_reg(struct adapter *adap, u32 reg_addr)
520 {
521 return readl(adap->regs + reg_addr);
522 }
523
524 static inline void t4_write_reg(struct adapter *adap, u32 reg_addr, u32 val)
525 {
526 writel(val, adap->regs + reg_addr);
527 }
528
529 #ifndef readq
530 static inline u64 readq(const volatile void __iomem *addr)
531 {
532 return readl(addr) + ((u64)readl(addr + 4) << 32);
533 }
534
535 static inline void writeq(u64 val, volatile void __iomem *addr)
536 {
537 writel(val, addr);
538 writel(val >> 32, addr + 4);
539 }
540 #endif
541
542 static inline u64 t4_read_reg64(struct adapter *adap, u32 reg_addr)
543 {
544 return readq(adap->regs + reg_addr);
545 }
546
547 static inline void t4_write_reg64(struct adapter *adap, u32 reg_addr, u64 val)
548 {
549 writeq(val, adap->regs + reg_addr);
550 }
551
552 /**
553 * netdev2pinfo - return the port_info structure associated with a net_device
554 * @dev: the netdev
555 *
556 * Return the struct port_info associated with a net_device
557 */
558 static inline struct port_info *netdev2pinfo(const struct net_device *dev)
559 {
560 return netdev_priv(dev);
561 }
562
563 /**
564 * adap2pinfo - return the port_info of a port
565 * @adap: the adapter
566 * @idx: the port index
567 *
568 * Return the port_info structure for the port of the given index.
569 */
570 static inline struct port_info *adap2pinfo(struct adapter *adap, int idx)
571 {
572 return netdev_priv(adap->port[idx]);
573 }
574
575 /**
576 * netdev2adap - return the adapter structure associated with a net_device
577 * @dev: the netdev
578 *
579 * Return the struct adapter associated with a net_device
580 */
581 static inline struct adapter *netdev2adap(const struct net_device *dev)
582 {
583 return netdev2pinfo(dev)->adapter;
584 }
585
586 void t4_os_portmod_changed(const struct adapter *adap, int port_id);
587 void t4_os_link_changed(struct adapter *adap, int port_id, int link_stat);
588
589 void *t4_alloc_mem(size_t size);
590 void t4_free_mem(void *addr);
591
592 void t4_free_sge_resources(struct adapter *adap);
593 irq_handler_t t4_intr_handler(struct adapter *adap);
594 netdev_tx_t t4_eth_xmit(struct sk_buff *skb, struct net_device *dev);
595 int t4_ethrx_handler(struct sge_rspq *q, const __be64 *rsp,
596 const struct pkt_gl *gl);
597 int t4_mgmt_tx(struct adapter *adap, struct sk_buff *skb);
598 int t4_ofld_send(struct adapter *adap, struct sk_buff *skb);
599 int t4_sge_alloc_rxq(struct adapter *adap, struct sge_rspq *iq, bool fwevtq,
600 struct net_device *dev, int intr_idx,
601 struct sge_fl *fl, rspq_handler_t hnd);
602 int t4_sge_alloc_eth_txq(struct adapter *adap, struct sge_eth_txq *txq,
603 struct net_device *dev, struct netdev_queue *netdevq,
604 unsigned int iqid);
605 int t4_sge_alloc_ctrl_txq(struct adapter *adap, struct sge_ctrl_txq *txq,
606 struct net_device *dev, unsigned int iqid,
607 unsigned int cmplqid);
608 int t4_sge_alloc_ofld_txq(struct adapter *adap, struct sge_ofld_txq *txq,
609 struct net_device *dev, unsigned int iqid);
610 irqreturn_t t4_sge_intr_msix(int irq, void *cookie);
611 void t4_sge_init(struct adapter *adap);
612 void t4_sge_start(struct adapter *adap);
613 void t4_sge_stop(struct adapter *adap);
614
615 #define for_each_port(adapter, iter) \
616 for (iter = 0; iter < (adapter)->params.nports; ++iter)
617
618 static inline unsigned int core_ticks_per_usec(const struct adapter *adap)
619 {
620 return adap->params.vpd.cclk / 1000;
621 }
622
623 static inline unsigned int us_to_core_ticks(const struct adapter *adap,
624 unsigned int us)
625 {
626 return (us * adap->params.vpd.cclk) / 1000;
627 }
628
629 void t4_set_reg_field(struct adapter *adap, unsigned int addr, u32 mask,
630 u32 val);
631
632 int t4_wr_mbox_meat(struct adapter *adap, int mbox, const void *cmd, int size,
633 void *rpl, bool sleep_ok);
634
635 static inline int t4_wr_mbox(struct adapter *adap, int mbox, const void *cmd,
636 int size, void *rpl)
637 {
638 return t4_wr_mbox_meat(adap, mbox, cmd, size, rpl, true);
639 }
640
641 static inline int t4_wr_mbox_ns(struct adapter *adap, int mbox, const void *cmd,
642 int size, void *rpl)
643 {
644 return t4_wr_mbox_meat(adap, mbox, cmd, size, rpl, false);
645 }
646
647 void t4_intr_enable(struct adapter *adapter);
648 void t4_intr_disable(struct adapter *adapter);
649 void t4_intr_clear(struct adapter *adapter);
650 int t4_slow_intr_handler(struct adapter *adapter);
651
652 int t4_wait_dev_ready(struct adapter *adap);
653 int t4_link_start(struct adapter *adap, unsigned int mbox, unsigned int port,
654 struct link_config *lc);
655 int t4_restart_aneg(struct adapter *adap, unsigned int mbox, unsigned int port);
656 int t4_seeprom_wp(struct adapter *adapter, bool enable);
657 int t4_load_fw(struct adapter *adapter, const u8 *fw_data, unsigned int size);
658 int t4_check_fw_version(struct adapter *adapter);
659 int t4_prep_adapter(struct adapter *adapter);
660 int t4_port_init(struct adapter *adap, int mbox, int pf, int vf);
661 void t4_fatal_err(struct adapter *adapter);
662 int t4_set_trace_filter(struct adapter *adapter, const struct trace_params *tp,
663 int filter_index, int enable);
664 void t4_get_trace_filter(struct adapter *adapter, struct trace_params *tp,
665 int filter_index, int *enabled);
666 int t4_config_rss_range(struct adapter *adapter, int mbox, unsigned int viid,
667 int start, int n, const u16 *rspq, unsigned int nrspq);
668 int t4_config_glbl_rss(struct adapter *adapter, int mbox, unsigned int mode,
669 unsigned int flags);
670 int t4_read_rss(struct adapter *adapter, u16 *entries);
671 int t4_mc_read(struct adapter *adap, u32 addr, __be32 *data, u64 *parity);
672 int t4_edc_read(struct adapter *adap, int idx, u32 addr, __be32 *data,
673 u64 *parity);
674
675 void t4_get_port_stats(struct adapter *adap, int idx, struct port_stats *p);
676 void t4_get_lb_stats(struct adapter *adap, int idx, struct lb_port_stats *p);
677
678 void t4_read_mtu_tbl(struct adapter *adap, u16 *mtus, u8 *mtu_log);
679 void t4_tp_get_err_stats(struct adapter *adap, struct tp_err_stats *st);
680 void t4_tp_get_tcp_stats(struct adapter *adap, struct tp_tcp_stats *v4,
681 struct tp_tcp_stats *v6);
682 void t4_load_mtus(struct adapter *adap, const unsigned short *mtus,
683 const unsigned short *alpha, const unsigned short *beta);
684
685 void t4_wol_magic_enable(struct adapter *adap, unsigned int port,
686 const u8 *addr);
687 int t4_wol_pat_enable(struct adapter *adap, unsigned int port, unsigned int map,
688 u64 mask0, u64 mask1, unsigned int crc, bool enable);
689
690 int t4_fw_hello(struct adapter *adap, unsigned int mbox, unsigned int evt_mbox,
691 enum dev_master master, enum dev_state *state);
692 int t4_fw_bye(struct adapter *adap, unsigned int mbox);
693 int t4_early_init(struct adapter *adap, unsigned int mbox);
694 int t4_fw_reset(struct adapter *adap, unsigned int mbox, int reset);
695 int t4_query_params(struct adapter *adap, unsigned int mbox, unsigned int pf,
696 unsigned int vf, unsigned int nparams, const u32 *params,
697 u32 *val);
698 int t4_set_params(struct adapter *adap, unsigned int mbox, unsigned int pf,
699 unsigned int vf, unsigned int nparams, const u32 *params,
700 const u32 *val);
701 int t4_cfg_pfvf(struct adapter *adap, unsigned int mbox, unsigned int pf,
702 unsigned int vf, unsigned int txq, unsigned int txq_eth_ctrl,
703 unsigned int rxqi, unsigned int rxq, unsigned int tc,
704 unsigned int vi, unsigned int cmask, unsigned int pmask,
705 unsigned int nexact, unsigned int rcaps, unsigned int wxcaps);
706 int t4_alloc_vi(struct adapter *adap, unsigned int mbox, unsigned int port,
707 unsigned int pf, unsigned int vf, unsigned int nmac, u8 *mac,
708 unsigned int *rss_size);
709 int t4_free_vi(struct adapter *adap, unsigned int mbox, unsigned int pf,
710 unsigned int vf, unsigned int viid);
711 int t4_set_rxmode(struct adapter *adap, unsigned int mbox, unsigned int viid,
712 int mtu, int promisc, int all_multi, int bcast, int vlanex,
713 bool sleep_ok);
714 int t4_alloc_mac_filt(struct adapter *adap, unsigned int mbox,
715 unsigned int viid, bool free, unsigned int naddr,
716 const u8 **addr, u16 *idx, u64 *hash, bool sleep_ok);
717 int t4_change_mac(struct adapter *adap, unsigned int mbox, unsigned int viid,
718 int idx, const u8 *addr, bool persist, bool add_smt);
719 int t4_set_addr_hash(struct adapter *adap, unsigned int mbox, unsigned int viid,
720 bool ucast, u64 vec, bool sleep_ok);
721 int t4_enable_vi(struct adapter *adap, unsigned int mbox, unsigned int viid,
722 bool rx_en, bool tx_en);
723 int t4_identify_port(struct adapter *adap, unsigned int mbox, unsigned int viid,
724 unsigned int nblinks);
725 int t4_mdio_rd(struct adapter *adap, unsigned int mbox, unsigned int phy_addr,
726 unsigned int mmd, unsigned int reg, u16 *valp);
727 int t4_mdio_wr(struct adapter *adap, unsigned int mbox, unsigned int phy_addr,
728 unsigned int mmd, unsigned int reg, u16 val);
729 int t4_iq_start_stop(struct adapter *adap, unsigned int mbox, bool start,
730 unsigned int pf, unsigned int vf, unsigned int iqid,
731 unsigned int fl0id, unsigned int fl1id);
732 int t4_iq_free(struct adapter *adap, unsigned int mbox, unsigned int pf,
733 unsigned int vf, unsigned int iqtype, unsigned int iqid,
734 unsigned int fl0id, unsigned int fl1id);
735 int t4_eth_eq_free(struct adapter *adap, unsigned int mbox, unsigned int pf,
736 unsigned int vf, unsigned int eqid);
737 int t4_ctrl_eq_free(struct adapter *adap, unsigned int mbox, unsigned int pf,
738 unsigned int vf, unsigned int eqid);
739 int t4_ofld_eq_free(struct adapter *adap, unsigned int mbox, unsigned int pf,
740 unsigned int vf, unsigned int eqid);
741 int t4_handle_fw_rpl(struct adapter *adap, const __be64 *rpl);
742 #endif /* __CXGB4_H__ */
kernel-based virtual machine