2 * This program is free software; you can distribute it and/or modify it
3 * under the terms of the GNU General Public License (Version 2) as
4 * published by the Free Software Foundation.
6 * This program is distributed in the hope it will be useful, but WITHOUT
7 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
8 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
11 * You should have received a copy of the GNU General Public License along
12 * with this program; if not, write to the Free Software Foundation, Inc.,
13 * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
15 * Copyright (C) 2004, 05, 06 MIPS Technologies, Inc.
16 * Elizabeth Clarke (beth@mips.com)
17 * Ralf Baechle (ralf@linux-mips.org)
18 * Copyright (C) 2006 Ralf Baechle (ralf@linux-mips.org)
20 #include <linux/kernel.h>
21 #include <linux/sched.h>
22 #include <linux/cpumask.h>
23 #include <linux/interrupt.h>
24 #include <linux/compiler.h>
25 #include <linux/smp.h>
27 #include <asm/atomic.h>
28 #include <asm/cacheflush.h>
30 #include <asm/processor.h>
31 #include <asm/system.h>
32 #include <asm/hardirq.h>
33 #include <asm/mmu_context.h>
35 #include <asm/mipsregs.h>
36 #include <asm/mipsmtregs.h>
37 #include <asm/mips_mt.h>
39 #define MIPS_CPU_IPI_RESCHED_IRQ 0
40 #define MIPS_CPU_IPI_CALL_IRQ 1
42 static int cpu_ipi_resched_irq
, cpu_ipi_call_irq
;
45 static void dump_mtregisters(int vpe
, int tc
)
47 printk("vpe %d tc %d\n", vpe
, tc
);
51 printk(" c0 status 0x%lx\n", read_vpe_c0_status());
52 printk(" vpecontrol 0x%lx\n", read_vpe_c0_vpecontrol());
53 printk(" vpeconf0 0x%lx\n", read_vpe_c0_vpeconf0());
54 printk(" tcstatus 0x%lx\n", read_tc_c0_tcstatus());
55 printk(" tcrestart 0x%lx\n", read_tc_c0_tcrestart());
56 printk(" tcbind 0x%lx\n", read_tc_c0_tcbind());
57 printk(" tchalt 0x%lx\n", read_tc_c0_tchalt());
61 static void ipi_resched_dispatch(void)
63 do_IRQ(MIPS_CPU_IRQ_BASE
+ MIPS_CPU_IPI_RESCHED_IRQ
);
66 static void ipi_call_dispatch(void)
68 do_IRQ(MIPS_CPU_IRQ_BASE
+ MIPS_CPU_IPI_CALL_IRQ
);
71 static irqreturn_t
ipi_resched_interrupt(int irq
, void *dev_id
)
76 static irqreturn_t
ipi_call_interrupt(int irq
, void *dev_id
)
78 smp_call_function_interrupt();
83 static struct irqaction irq_resched
= {
84 .handler
= ipi_resched_interrupt
,
85 .flags
= IRQF_DISABLED
|IRQF_PERCPU
,
89 static struct irqaction irq_call
= {
90 .handler
= ipi_call_interrupt
,
91 .flags
= IRQF_DISABLED
|IRQF_PERCPU
,
95 static void __init
smp_copy_vpe_config(void)
98 (read_c0_status() & ~(ST0_IM
| ST0_IE
| ST0_KSU
)) | ST0_CU0
);
100 /* set config to be the same as vpe0, particularly kseg0 coherency alg */
101 write_vpe_c0_config( read_c0_config());
103 /* make sure there are no software interrupts pending */
104 write_vpe_c0_cause(0);
106 /* Propagate Config7 */
107 write_vpe_c0_config7(read_c0_config7());
109 write_vpe_c0_count(read_c0_count());
112 static unsigned int __init
smp_vpe_init(unsigned int tc
, unsigned int mvpconf0
,
115 if (tc
> ((mvpconf0
& MVPCONF0_PVPE
) >> MVPCONF0_PVPE_SHIFT
))
118 /* Deactivate all but VPE 0 */
120 unsigned long tmp
= read_vpe_c0_vpeconf0();
122 tmp
&= ~VPECONF0_VPA
;
126 write_vpe_c0_vpeconf0(tmp
);
128 /* Record this as available CPU */
129 cpu_set(tc
, phys_cpu_present_map
);
130 __cpu_number_map
[tc
] = ++ncpu
;
131 __cpu_logical_map
[ncpu
] = tc
;
134 /* Disable multi-threading with TC's */
135 write_vpe_c0_vpecontrol(read_vpe_c0_vpecontrol() & ~VPECONTROL_TE
);
138 smp_copy_vpe_config();
143 static void __init
smp_tc_init(unsigned int tc
, unsigned int mvpconf0
)
150 /* bind a TC to each VPE, May as well put all excess TC's
152 if (tc
>= (((mvpconf0
& MVPCONF0_PVPE
) >> MVPCONF0_PVPE_SHIFT
)+1))
153 write_tc_c0_tcbind(read_tc_c0_tcbind() | ((mvpconf0
& MVPCONF0_PVPE
) >> MVPCONF0_PVPE_SHIFT
));
155 write_tc_c0_tcbind(read_tc_c0_tcbind() | tc
);
158 write_vpe_c0_vpeconf0(read_vpe_c0_vpeconf0() | (tc
<< VPECONF0_XTC_SHIFT
));
161 tmp
= read_tc_c0_tcstatus();
163 /* mark not allocated and not dynamically allocatable */
164 tmp
&= ~(TCSTATUS_A
| TCSTATUS_DA
);
165 tmp
|= TCSTATUS_IXMT
; /* interrupt exempt */
166 write_tc_c0_tcstatus(tmp
);
168 write_tc_c0_tchalt(TCHALT_H
);
171 static void vsmp_send_ipi_single(int cpu
, unsigned int action
)
177 local_irq_save(flags
);
179 vpflags
= dvpe(); /* cant access the other CPU's registers whilst MVPE enabled */
182 case SMP_CALL_FUNCTION
:
186 case SMP_RESCHEDULE_YOURSELF
:
192 /* 1:1 mapping of vpe and tc... */
194 write_vpe_c0_cause(read_vpe_c0_cause() | i
);
197 local_irq_restore(flags
);
200 static void vsmp_send_ipi_mask(cpumask_t mask
, unsigned int action
)
204 for_each_cpu_mask(i
, mask
)
205 vsmp_send_ipi_single(i
, action
);
208 static void __cpuinit
vsmp_init_secondary(void)
210 /* Enable per-cpu interrupts */
212 /* This is Malta specific: IPI,performance and timer inetrrupts */
213 write_c0_status((read_c0_status() & ~ST0_IM
) |
214 (STATUSF_IP0
| STATUSF_IP1
| STATUSF_IP6
| STATUSF_IP7
));
217 static void __cpuinit
vsmp_smp_finish(void)
219 write_c0_compare(read_c0_count() + (8* mips_hpt_frequency
/HZ
));
221 #ifdef CONFIG_MIPS_MT_FPAFF
222 /* If we have an FPU, enroll ourselves in the FPU-full mask */
224 cpu_set(smp_processor_id(), mt_fpu_cpumask
);
225 #endif /* CONFIG_MIPS_MT_FPAFF */
230 static void vsmp_cpus_done(void)
235 * Setup the PC, SP, and GP of a secondary processor and start it
237 * smp_bootstrap is the place to resume from
238 * __KSTK_TOS(idle) is apparently the stack pointer
239 * (unsigned long)idle->thread_info the gp
240 * assumes a 1:1 mapping of TC => VPE
242 static void __cpuinit
vsmp_boot_secondary(int cpu
, struct task_struct
*idle
)
244 struct thread_info
*gp
= task_thread_info(idle
);
246 set_c0_mvpcontrol(MVPCONTROL_VPC
);
251 write_tc_c0_tcrestart((unsigned long)&smp_bootstrap
);
253 /* enable the tc this vpe/cpu will be running */
254 write_tc_c0_tcstatus((read_tc_c0_tcstatus() & ~TCSTATUS_IXMT
) | TCSTATUS_A
);
256 write_tc_c0_tchalt(0);
259 write_vpe_c0_vpeconf0(read_vpe_c0_vpeconf0() | VPECONF0_VPA
);
262 write_tc_gpr_sp( __KSTK_TOS(idle
));
265 write_tc_gpr_gp((unsigned long)gp
);
267 flush_icache_range((unsigned long)gp
,
268 (unsigned long)(gp
+ sizeof(struct thread_info
)));
270 /* finally out of configuration and into chaos */
271 clear_c0_mvpcontrol(MVPCONTROL_VPC
);
277 * Common setup before any secondaries are started
278 * Make sure all CPU's are in a sensible state before we boot any of the
281 static void __init
vsmp_smp_setup(void)
283 unsigned int mvpconf0
, ntc
, tc
, ncpu
= 0;
286 #ifdef CONFIG_MIPS_MT_FPAFF
287 /* If we have an FPU, enroll ourselves in the FPU-full mask */
289 cpu_set(0, mt_fpu_cpumask
);
290 #endif /* CONFIG_MIPS_MT_FPAFF */
294 /* disable MT so we can configure */
298 /* Put MVPE's into 'configuration state' */
299 set_c0_mvpcontrol(MVPCONTROL_VPC
);
301 mvpconf0
= read_c0_mvpconf0();
302 ntc
= (mvpconf0
& MVPCONF0_PTC
) >> MVPCONF0_PTC_SHIFT
;
304 nvpe
= ((mvpconf0
& MVPCONF0_PVPE
) >> MVPCONF0_PVPE_SHIFT
) + 1;
305 smp_num_siblings
= nvpe
;
307 /* we'll always have more TC's than VPE's, so loop setting everything
308 to a sensible state */
309 for (tc
= 0; tc
<= ntc
; tc
++) {
312 smp_tc_init(tc
, mvpconf0
);
313 ncpu
= smp_vpe_init(tc
, mvpconf0
, ncpu
);
316 /* Release config state */
317 clear_c0_mvpcontrol(MVPCONTROL_VPC
);
319 /* We'll wait until starting the secondaries before starting MVPE */
321 printk(KERN_INFO
"Detected %i available secondary CPU(s)\n", ncpu
);
324 static void __init
vsmp_prepare_cpus(unsigned int max_cpus
)
326 mips_mt_set_cpuoptions();
328 /* set up ipi interrupts */
330 set_vi_handler(MIPS_CPU_IPI_RESCHED_IRQ
, ipi_resched_dispatch
);
331 set_vi_handler(MIPS_CPU_IPI_CALL_IRQ
, ipi_call_dispatch
);
334 cpu_ipi_resched_irq
= MIPS_CPU_IRQ_BASE
+ MIPS_CPU_IPI_RESCHED_IRQ
;
335 cpu_ipi_call_irq
= MIPS_CPU_IRQ_BASE
+ MIPS_CPU_IPI_CALL_IRQ
;
337 setup_irq(cpu_ipi_resched_irq
, &irq_resched
);
338 setup_irq(cpu_ipi_call_irq
, &irq_call
);
340 set_irq_handler(cpu_ipi_resched_irq
, handle_percpu_irq
);
341 set_irq_handler(cpu_ipi_call_irq
, handle_percpu_irq
);
344 struct plat_smp_ops vsmp_smp_ops
= {
345 .send_ipi_single
= vsmp_send_ipi_single
,
346 .send_ipi_mask
= vsmp_send_ipi_mask
,
347 .init_secondary
= vsmp_init_secondary
,
348 .smp_finish
= vsmp_smp_finish
,
349 .cpus_done
= vsmp_cpus_done
,
350 .boot_secondary
= vsmp_boot_secondary
,
351 .smp_setup
= vsmp_smp_setup
,
352 .prepare_cpus
= vsmp_prepare_cpus
,