x86: page.h: make pte_t a union to always include
[linux-2.6/kmemtrace.git] / include / asm-x86 / pgtable_64.h
blob77038d8e9bfd3da7a19140615bffea99a9745171
1 #ifndef _X86_64_PGTABLE_H
2 #define _X86_64_PGTABLE_H
4 #include <linux/const.h>
5 #ifndef __ASSEMBLY__
7 /*
8 * This file contains the functions and defines necessary to modify and use
9 * the x86-64 page table tree.
11 #include <asm/processor.h>
12 #include <linux/bitops.h>
13 #include <linux/threads.h>
14 #include <asm/pda.h>
16 extern pud_t level3_kernel_pgt[512];
17 extern pud_t level3_ident_pgt[512];
18 extern pmd_t level2_kernel_pgt[512];
19 extern pgd_t init_level4_pgt[];
21 #define swapper_pg_dir init_level4_pgt
23 extern void paging_init(void);
24 extern void clear_kernel_mapping(unsigned long addr, unsigned long size);
27 * ZERO_PAGE is a global shared page that is always zero: used
28 * for zero-mapped memory areas etc..
30 extern unsigned long empty_zero_page[PAGE_SIZE/sizeof(unsigned long)];
31 #define ZERO_PAGE(vaddr) (virt_to_page(empty_zero_page))
33 #endif /* !__ASSEMBLY__ */
36 * PGDIR_SHIFT determines what a top-level page table entry can map
38 #define PGDIR_SHIFT 39
39 #define PTRS_PER_PGD 512
42 * 3rd level page
44 #define PUD_SHIFT 30
45 #define PTRS_PER_PUD 512
48 * PMD_SHIFT determines the size of the area a middle-level
49 * page table can map
51 #define PMD_SHIFT 21
52 #define PTRS_PER_PMD 512
55 * entries per page directory level
57 #define PTRS_PER_PTE 512
59 #ifndef __ASSEMBLY__
61 #define pte_ERROR(e) \
62 printk("%s:%d: bad pte %p(%016lx).\n", __FILE__, __LINE__, &(e), pte_val(e))
63 #define pmd_ERROR(e) \
64 printk("%s:%d: bad pmd %p(%016lx).\n", __FILE__, __LINE__, &(e), pmd_val(e))
65 #define pud_ERROR(e) \
66 printk("%s:%d: bad pud %p(%016lx).\n", __FILE__, __LINE__, &(e), pud_val(e))
67 #define pgd_ERROR(e) \
68 printk("%s:%d: bad pgd %p(%016lx).\n", __FILE__, __LINE__, &(e), pgd_val(e))
70 #define pgd_none(x) (!pgd_val(x))
71 #define pud_none(x) (!pud_val(x))
73 static inline void set_pte(pte_t *dst, pte_t val)
75 *dst = val;
77 #define set_pte_at(mm,addr,ptep,pteval) set_pte(ptep,pteval)
79 static inline void set_pmd(pmd_t *dst, pmd_t val)
81 *dst = val;
84 static inline void set_pud(pud_t *dst, pud_t val)
86 *dst = val;
89 static inline void pud_clear (pud_t *pud)
91 set_pud(pud, __pud(0));
94 static inline void set_pgd(pgd_t *dst, pgd_t val)
96 *dst = val;
99 static inline void pgd_clear (pgd_t * pgd)
101 set_pgd(pgd, __pgd(0));
104 #define ptep_get_and_clear(mm,addr,xp) __pte(xchg(&(xp)->pte, 0))
106 struct mm_struct;
108 static inline pte_t ptep_get_and_clear_full(struct mm_struct *mm, unsigned long addr, pte_t *ptep, int full)
110 pte_t pte;
111 if (full) {
112 pte = *ptep;
113 *ptep = __pte(0);
114 } else {
115 pte = ptep_get_and_clear(mm, addr, ptep);
117 return pte;
120 #define pte_same(a, b) ((a).pte == (b).pte)
122 #define pte_pgprot(a) (__pgprot((a).pte & ~PHYSICAL_PAGE_MASK))
124 #endif /* !__ASSEMBLY__ */
126 #define PMD_SIZE (_AC(1,UL) << PMD_SHIFT)
127 #define PMD_MASK (~(PMD_SIZE-1))
128 #define PUD_SIZE (_AC(1,UL) << PUD_SHIFT)
129 #define PUD_MASK (~(PUD_SIZE-1))
130 #define PGDIR_SIZE (_AC(1,UL) << PGDIR_SHIFT)
131 #define PGDIR_MASK (~(PGDIR_SIZE-1))
134 #define MAXMEM _AC(0x3fffffffffff, UL)
135 #define VMALLOC_START _AC(0xffffc20000000000, UL)
136 #define VMALLOC_END _AC(0xffffe1ffffffffff, UL)
137 #define VMEMMAP_START _AC(0xffffe20000000000, UL)
138 #define MODULES_VADDR _AC(0xffffffff88000000, UL)
139 #define MODULES_END _AC(0xfffffffffff00000, UL)
140 #define MODULES_LEN (MODULES_END - MODULES_VADDR)
142 #ifndef __ASSEMBLY__
144 static inline unsigned long pgd_bad(pgd_t pgd)
146 return pgd_val(pgd) & ~(PTE_MASK | _KERNPG_TABLE | _PAGE_USER);
149 static inline unsigned long pud_bad(pud_t pud)
151 return pud_val(pud) & ~(PTE_MASK | _KERNPG_TABLE | _PAGE_USER);
154 static inline unsigned long pmd_bad(pmd_t pmd)
156 return pmd_val(pmd) & ~(PTE_MASK | _KERNPG_TABLE | _PAGE_USER);
159 #define pte_none(x) (!pte_val(x))
160 #define pte_present(x) (pte_val(x) & (_PAGE_PRESENT | _PAGE_PROTNONE))
161 #define pte_clear(mm,addr,xp) do { set_pte_at(mm, addr, xp, __pte(0)); } while (0)
163 #define pages_to_mb(x) ((x) >> (20-PAGE_SHIFT)) /* FIXME: is this right? */
164 #define pte_page(x) pfn_to_page(pte_pfn(x))
165 #define pte_pfn(x) ((pte_val(x) & __PHYSICAL_MASK) >> PAGE_SHIFT)
167 struct vm_area_struct;
169 static inline int ptep_test_and_clear_young(struct vm_area_struct *vma, unsigned long addr, pte_t *ptep)
171 if (!pte_young(*ptep))
172 return 0;
173 return test_and_clear_bit(_PAGE_BIT_ACCESSED, &ptep->pte);
176 static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long addr, pte_t *ptep)
178 clear_bit(_PAGE_BIT_RW, &ptep->pte);
182 * Macro to mark a page protection value as "uncacheable".
184 #define pgprot_noncached(prot) (__pgprot(pgprot_val(prot) | _PAGE_PCD | _PAGE_PWT))
188 * Conversion functions: convert a page and protection to a page entry,
189 * and a page entry and page directory to the page they refer to.
193 * Level 4 access.
195 #define pgd_page_vaddr(pgd) ((unsigned long) __va((unsigned long)pgd_val(pgd) & PTE_MASK))
196 #define pgd_page(pgd) (pfn_to_page(pgd_val(pgd) >> PAGE_SHIFT))
197 #define pgd_index(address) (((address) >> PGDIR_SHIFT) & (PTRS_PER_PGD-1))
198 #define pgd_offset(mm, addr) ((mm)->pgd + pgd_index(addr))
199 #define pgd_offset_k(address) (init_level4_pgt + pgd_index(address))
200 #define pgd_present(pgd) (pgd_val(pgd) & _PAGE_PRESENT)
201 #define mk_kernel_pgd(address) ((pgd_t){ (address) | _KERNPG_TABLE })
203 /* PUD - Level3 access */
204 /* to find an entry in a page-table-directory. */
205 #define pud_page_vaddr(pud) ((unsigned long) __va(pud_val(pud) & PHYSICAL_PAGE_MASK))
206 #define pud_page(pud) (pfn_to_page(pud_val(pud) >> PAGE_SHIFT))
207 #define pud_index(address) (((address) >> PUD_SHIFT) & (PTRS_PER_PUD-1))
208 #define pud_offset(pgd, address) ((pud_t *) pgd_page_vaddr(*(pgd)) + pud_index(address))
209 #define pud_present(pud) (pud_val(pud) & _PAGE_PRESENT)
211 /* PMD - Level 2 access */
212 #define pmd_page_vaddr(pmd) ((unsigned long) __va(pmd_val(pmd) & PTE_MASK))
213 #define pmd_page(pmd) (pfn_to_page(pmd_val(pmd) >> PAGE_SHIFT))
215 #define pmd_index(address) (((address) >> PMD_SHIFT) & (PTRS_PER_PMD-1))
216 #define pmd_offset(dir, address) ((pmd_t *) pud_page_vaddr(*(dir)) + \
217 pmd_index(address))
218 #define pmd_none(x) (!pmd_val(x))
219 #define pmd_present(x) (pmd_val(x) & _PAGE_PRESENT)
220 #define pmd_clear(xp) do { set_pmd(xp, __pmd(0)); } while (0)
221 #define pfn_pmd(nr,prot) (__pmd(((nr) << PAGE_SHIFT) | pgprot_val(prot)))
222 #define pmd_pfn(x) ((pmd_val(x) & __PHYSICAL_MASK) >> PAGE_SHIFT)
224 #define pte_to_pgoff(pte) ((pte_val(pte) & PHYSICAL_PAGE_MASK) >> PAGE_SHIFT)
225 #define pgoff_to_pte(off) ((pte_t) { .pte = ((off) << PAGE_SHIFT) | _PAGE_FILE })
226 #define PTE_FILE_MAX_BITS __PHYSICAL_MASK_SHIFT
228 /* PTE - Level 1 access. */
230 /* page, protection -> pte */
231 #define mk_pte(page, pgprot) pfn_pte(page_to_pfn(page), (pgprot))
233 #define pte_index(address) \
234 (((address) >> PAGE_SHIFT) & (PTRS_PER_PTE - 1))
235 #define pte_offset_kernel(dir, address) ((pte_t *) pmd_page_vaddr(*(dir)) + \
236 pte_index(address))
238 /* x86-64 always has all page tables mapped. */
239 #define pte_offset_map(dir,address) pte_offset_kernel(dir,address)
240 #define pte_offset_map_nested(dir,address) pte_offset_kernel(dir,address)
241 #define pte_unmap(pte) /* NOP */
242 #define pte_unmap_nested(pte) /* NOP */
244 #define update_mmu_cache(vma,address,pte) do { } while (0)
246 /* We only update the dirty/accessed state if we set
247 * the dirty bit by hand in the kernel, since the hardware
248 * will do the accessed bit for us, and we don't want to
249 * race with other CPU's that might be updating the dirty
250 * bit at the same time. */
251 #define __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS
252 #define ptep_set_access_flags(__vma, __address, __ptep, __entry, __dirty) \
253 ({ \
254 int __changed = !pte_same(*(__ptep), __entry); \
255 if (__changed && __dirty) { \
256 set_pte(__ptep, __entry); \
257 flush_tlb_page(__vma, __address); \
259 __changed; \
262 /* Encode and de-code a swap entry */
263 #define __swp_type(x) (((x).val >> 1) & 0x3f)
264 #define __swp_offset(x) ((x).val >> 8)
265 #define __swp_entry(type, offset) ((swp_entry_t) { ((type) << 1) | ((offset) << 8) })
266 #define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
267 #define __swp_entry_to_pte(x) ((pte_t) { .pte = (x).val })
269 extern spinlock_t pgd_lock;
270 extern struct list_head pgd_list;
272 extern int kern_addr_valid(unsigned long addr);
274 pte_t *lookup_address(unsigned long addr);
276 #define io_remap_pfn_range(vma, vaddr, pfn, size, prot) \
277 remap_pfn_range(vma, vaddr, pfn, size, prot)
279 #define HAVE_ARCH_UNMAPPED_AREA
280 #define HAVE_ARCH_UNMAPPED_AREA_TOPDOWN
282 #define pgtable_cache_init() do { } while (0)
283 #define check_pgt_cache() do { } while (0)
285 #define PAGE_AGP PAGE_KERNEL_NOCACHE
286 #define HAVE_PAGE_AGP 1
288 /* fs/proc/kcore.c */
289 #define kc_vaddr_to_offset(v) ((v) & __VIRTUAL_MASK)
290 #define kc_offset_to_vaddr(o) \
291 (((o) & (1UL << (__VIRTUAL_MASK_SHIFT-1))) ? ((o) | (~__VIRTUAL_MASK)) : (o))
293 #define __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG
294 #define __HAVE_ARCH_PTEP_GET_AND_CLEAR
295 #define __HAVE_ARCH_PTEP_GET_AND_CLEAR_FULL
296 #define __HAVE_ARCH_PTEP_SET_WRPROTECT
297 #define __HAVE_ARCH_PTE_SAME
298 #include <asm-generic/pgtable.h>
299 #endif /* !__ASSEMBLY__ */
301 #endif /* _X86_64_PGTABLE_H */