include/asm-blackfin/mach-bf537/anomaly.h

   1 /*
   2  * File: include/asm-blackfin/mach-bf537/anomaly.h
   3  * Bugs: Enter bugs at http://blackfin.uclinux.org/
   4  *
   5  * Copyright (C) 2004-2007 Analog Devices Inc.
   6  * Licensed under the GPL-2 or later.
   7  */
   8
   9 /* This file shoule be up to date with:
  10  *  - Revision M, March 13, 2007; ADSP-BF537 Blackfin Processor Anomaly List
  11  *  - Revision L, March 13, 2007; ADSP-BF536 Blackfin Processor Anomaly List
  12  *  - Revision M, March 13, 2007; ADSP-BF534 Blackfin Processor Anomaly List
  13  */
  14
  15 #ifndef _MACH_ANOMALY_H_
  16 #define _MACH_ANOMALY_H_
  17
  18 /* We do not support 0.1 silicon - sorry */
  19 #if __SILICON_REVISION__ < 2
  20 # error Kernel will not work on BF537 silicon version 0.0 or 0.1
  21 #endif
  22
  23 #if defined(__ADSPBF534__)
  24 # define ANOMALY_BF534 1
  25 #else
  26 # define ANOMALY_BF534 0
  27 #endif
  28 #if defined(__ADSPBF536__)
  29 # define ANOMALY_BF536 1
  30 #else
  31 # define ANOMALY_BF536 0
  32 #endif
  33 #if defined(__ADSPBF537__)
  34 # define ANOMALY_BF537 1
  35 #else
  36 # define ANOMALY_BF537 0
  37 #endif
  38
  39 /* Multi-issue instruction with dsp32shiftimm in slot1 and P-reg store in slot 2 not supported */
  40 #define ANOMALY_05000074 (1)
  41 /* DMA_RUN bit is not valid after a Peripheral Receive Channel DMA stops */
  42 #define ANOMALY_05000119 (1)
  43 /* Rx.H cannot be used to access 16-bit System MMR registers */
  44 #define ANOMALY_05000122 (1)
  45 /* Killed 32-bit MMR write leads to next system MMR access thinking it should be 32-bit */
  46 #define ANOMALY_05000157 (__SILICON_REVISION__ < 2)
  47 /* PPI_DELAY not functional in PPI modes with 0 frame syncs */
  48 #define ANOMALY_05000180 (1)
  49 /* Instruction Cache Is Not Functional */
  50 #define ANOMALY_05000237 (__SILICON_REVISION__ < 2)
  51 /* If i-cache is on, CSYNC/SSYNC/IDLE around Change of Control causes failures */
  52 #define ANOMALY_05000244 (__SILICON_REVISION__ < 3)
  53 /* Spurious Hardware Error from an access in the shadow of a conditional branch */
  54 #define ANOMALY_05000245 (1)
  55 /* CLKIN Buffer Output Enable Reset Behavior Is Changed */
  56 #define ANOMALY_05000247 (1)
  57 /* Incorrect Bit-Shift of Data Word in Multichannel (TDM) mode in certain conditions */
  58 #define ANOMALY_05000250 (__SILICON_REVISION__ < 3)
  59 /* EMAC Tx DMA error after an early frame abort */
  60 #define ANOMALY_05000252 (__SILICON_REVISION__ < 3)
  61 /* Maximum external clock speed for Timers */
  62 #define ANOMALY_05000253 (__SILICON_REVISION__ < 3)
  63 /* Incorrect Timer Pulse Width in Single-Shot PWM_OUT mode with external clock */
  64 #define ANOMALY_05000254 (__SILICON_REVISION__ > 2)
  65 /* Entering Hibernate Mode with RTC Seconds event interrupt not functional */
  66 #define ANOMALY_05000255 (__SILICON_REVISION__ < 3)
  67 /* EMAC MDIO input latched on wrong MDC edge */
  68 #define ANOMALY_05000256 (__SILICON_REVISION__ < 3)
  69 /* Interrupt/Exception during short hardware loop may cause bad instruction fetches */
  70 #define ANOMALY_05000257 (__SILICON_REVISION__ < 3)
  71 /* Instruction Cache is corrupted when bits 9 and 12 of the ICPLB Data registers differ */
  72 #define ANOMALY_05000258 (((ANOMALY_BF536 || ANOMALY_BF537) && __SILICON_REVISION__ == 1) || __SILICON_REVISION__ == 2)
  73 /* ICPLB_STATUS MMR register may be corrupted */
  74 #define ANOMALY_05000260 (__SILICON_REVISION__ == 2)
  75 /* DCPLB_FAULT_ADDR MMR register may be corrupted */
  76 #define ANOMALY_05000261 (__SILICON_REVISION__ < 3)
  77 /* Stores to data cache may be lost */
  78 #define ANOMALY_05000262 (__SILICON_REVISION__ < 3)
  79 /* Hardware loop corrupted when taking an ICPLB exception */
  80 #define ANOMALY_05000263 (__SILICON_REVISION__ == 2)
  81 /* CSYNC/SSYNC/IDLE causes infinite stall in second to last instruction in hardware loop */
  82 #define ANOMALY_05000264 (__SILICON_REVISION__ < 3)
  83 /* Sensitivity to noise with slow input edge rates on external SPORT TX and RX clocks */
  84 #define ANOMALY_05000265 (1)
  85 /* Memory DMA error when peripheral DMA is running with non-zero DEB_TRAFFIC_PERIOD */
  86 #define ANOMALY_05000268 (__SILICON_REVISION__ < 3)
  87 /* High I/O activity causes output voltage of internal voltage regulator (VDDint) to decrease */
  88 #define ANOMALY_05000270 (__SILICON_REVISION__ < 3)
  89 /* Certain data cache write through modes fail for VDDint <=0.9V */
  90 #define ANOMALY_05000272 (1)
  91 /* Writes to Synchronous SDRAM memory may be lost */
  92 #define ANOMALY_05000273 (__SILICON_REVISION__ < 3)
  93 /* Writes to an I/O data register one SCLK cycle after an edge is detected may clear interrupt */
  94 #define ANOMALY_05000277 (__SILICON_REVISION__ < 3)
  95 /* Disabling Peripherals with DMA running may cause DMA system instability */
  96 #define ANOMALY_05000278 (((ANOMALY_BF536 || ANOMALY_BF537) && __SILICON_REVISION__ < 3) || (ANOMALY_BF534 && __SILICON_REVISION__ < 2))
  97 /* SPI Master boot mode does not work well with Atmel Data flash devices */
  98 #define ANOMALY_05000280 (1)
  99 /* False Hardware Error Exception when ISR context is not restored */
 100 #define ANOMALY_05000281 (__SILICON_REVISION__ < 3)
 101 /* Memory DMA corruption with 32-bit data and traffic control */
 102 #define ANOMALY_05000282 (__SILICON_REVISION__ < 3)
 103 /* System MMR Write Is Stalled Indefinitely When Killed in a Particular Stage */
 104 #define ANOMALY_05000283 (__SILICON_REVISION__ < 3)
 105 /* New Feature: EMAC TX DMA Word Alignment (Not Available On Older Silicon) */
 106 #define ANOMALY_05000285 (__SILICON_REVISION__ < 3)
 107 /* SPORTs may receive bad data if FIFOs fill up */
 108 #define ANOMALY_05000288 (__SILICON_REVISION__ < 3)
 109 /* Memory to memory DMA source/destination descriptors must be in same memory space */
 110 #define ANOMALY_05000301 (1)
 111 /* SSYNCs After Writes To CAN/DMA MMR Registers Are Not Always Handled Correctly */
 112 #define ANOMALY_05000304 (__SILICON_REVISION__ < 3)
 113 /* New Feature: Additional Hysteresis on SPORT Input Pins (Not Available On Older Silicon) */
 114 #define ANOMALY_05000305 (__SILICON_REVISION__ < 3)
 115 /* SCKELOW Bit Does Not Maintain State Through Hibernate */
 116 #define ANOMALY_05000307 (__SILICON_REVISION__ < 3)
 117 /* Writing UART_THR while UART clock is disabled sends erroneous start bit */
 118 #define ANOMALY_05000309 (__SILICON_REVISION__ < 3)
 119 /* False hardware errors caused by fetches at the boundary of reserved memory */
 120 #define ANOMALY_05000310 (1)
 121 /* Errors when SSYNC, CSYNC, or loads to LT, LB and LC registers are interrupted */
 122 #define ANOMALY_05000312 (1)
 123 /* PPI is level sensitive on first transfer */
 124 #define ANOMALY_05000313 (1)
 125 /* Killed System MMR Write Completes Erroneously On Next System MMR Access */
 126 #define ANOMALY_05000315 (__SILICON_REVISION__ < 3)
 127 /* EMAC RMII mode: collisions occur in Full Duplex mode */
 128 #define ANOMALY_05000316 (__SILICON_REVISION__ < 3)
 129 /* EMAC RMII mode: TX frames in half duplex fail with status No Carrier */
 130 #define ANOMALY_05000321 (__SILICON_REVISION__ < 3)
 131 /* EMAC RMII mode at 10-Base-T speed: RX frames not received properly */
 132 #define ANOMALY_05000322 (1)
 133
 134 /* Anomalies that don't exist on this proc */
 135 #define ANOMALY_05000125 (0)
 136 #define ANOMALY_05000158 (0)
 137 #define ANOMALY_05000183 (0)
 138 #define ANOMALY_05000198 (0)
 139 #define ANOMALY_05000230 (0)
 140 #define ANOMALY_05000266 (0)
 141 #define ANOMALY_05000311 (0)
 142 #define ANOMALY_05000323 (0)
 143
 144 #endif