2 * arch/i386/kernel/acpi/cstate.c
4 * Copyright (C) 2005 Intel Corporation
5 * Venkatesh Pallipadi <venkatesh.pallipadi@intel.com>
6 * - Added _PDC for SMP C-states on Intel CPUs
9 #include <linux/kernel.h>
10 #include <linux/module.h>
11 #include <linux/init.h>
12 #include <linux/acpi.h>
14 #include <acpi/processor.h>
18 * Initialize bm_flags based on the CPU cache properties
19 * On SMP it depends on cache configuration
20 * - When cache is not shared among all CPUs, we flush cache
22 * - When cache is shared among all CPUs, we use bm_check
23 * mechanism as in UP case
25 * This routine is called only after all the CPUs are online
27 void acpi_processor_power_init_bm_check(struct acpi_processor_flags
*flags
,
30 struct cpuinfo_x86
*c
= cpu_data
+ cpu
;
33 if (num_online_cpus() == 1)
35 else if (c
->x86_vendor
== X86_VENDOR_INTEL
) {
37 * Today all CPUs that support C3 share cache.
38 * TBD: This needs to look at cache shared map, once
39 * multi-core detection patch makes to the base.
45 EXPORT_SYMBOL(acpi_processor_power_init_bm_check
);