1 #ifndef _ASM_M32R_SYSTEM_H
2 #define _ASM_M32R_SYSTEM_H
5 * This file is subject to the terms and conditions of the GNU General Public
6 * License. See the file "COPYING" in the main directory of this archive
9 * Copyright (C) 2001 by Hiroyuki Kondo, Hirokazu Takata, and Hitoshi Yamamoto
10 * Copyright (C) 2004 Hirokazu Takata <takata at linux-m32r.org>
13 #include <linux/config.h>
14 #include <asm/assembler.h>
19 * switch_to(prev, next) should switch from task `prev' to `next'
20 * `prev' will never be the same as `next'.
22 * `next' and `prev' should be struct task_struct, but it isn't always defined
25 #define switch_to(prev, next, last) do { \
26 register unsigned long arg0 __asm__ ("r0") = (unsigned long)prev; \
27 register unsigned long arg1 __asm__ ("r1") = (unsigned long)next; \
28 register unsigned long *oldsp __asm__ ("r2") = &(prev->thread.sp); \
29 register unsigned long *newsp __asm__ ("r3") = &(next->thread.sp); \
30 register unsigned long *oldlr __asm__ ("r4") = &(prev->thread.lr); \
31 register unsigned long *newlr __asm__ ("r5") = &(next->thread.lr); \
32 register struct task_struct *__last __asm__ ("r6"); \
33 __asm__ __volatile__ ( \
36 "st r10, @-r15 \n\t" \
37 "st r11, @-r15 \n\t" \
38 "st r12, @-r15 \n\t" \
39 "st r13, @-r15 \n\t" \
40 "st r14, @-r15 \n\t" \
41 "seth r14, #high(1f) \n\t" \
42 "or3 r14, r14, #low(1f) \n\t" \
43 "st r14, @r4 ; store old LR \n\t" \
44 "st r15, @r2 ; store old SP \n\t" \
45 "ld r15, @r3 ; load new SP \n\t" \
46 "st r0, @-r15 ; store 'prev' onto new stack \n\t" \
47 "ld r14, @r5 ; load new LR \n\t" \
51 "ld r6, @r15+ ; load 'prev' from new stack \n\t" \
52 "ld r14, @r15+ \n\t" \
53 "ld r13, @r15+ \n\t" \
54 "ld r12, @r15+ \n\t" \
55 "ld r11, @r15+ \n\t" \
56 "ld r10, @r15+ \n\t" \
60 : "r" (arg0), "r" (arg1), "r" (oldsp), "r" (newsp), \
61 "r" (oldlr), "r" (newlr) \
68 * On SMP systems, when the scheduler does migration-cost autodetection,
69 * it needs a way to flush as much of the CPU's caches as possible.
73 static inline void sched_cacheflush(void)
77 /* Interrupt Control */
78 #if !defined(CONFIG_CHIP_M32102) && !defined(CONFIG_CHIP_M32104)
79 #define local_irq_enable() \
80 __asm__ __volatile__ ("setpsw #0x40 -> nop": : :"memory")
81 #define local_irq_disable() \
82 __asm__ __volatile__ ("clrpsw #0x40 -> nop": : :"memory")
83 #else /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */
84 static inline void local_irq_enable(void)
89 "or3 %0, %0, #0x0040; \n\t"
91 : "=&r" (tmpreg
) : : "cbit", "memory");
94 static inline void local_irq_disable(void)
96 unsigned long tmpreg0
, tmpreg1
;
98 "ld24 %0, #0 ; Use 32-bit insn. \n\t"
99 "mvfc %1, psw ; No interrupt can be accepted here. \n\t"
101 "and3 %0, %1, #0xffbf \n\t"
103 : "=&r" (tmpreg0
), "=&r" (tmpreg1
) : : "cbit", "memory");
105 #endif /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */
107 #define local_save_flags(x) \
108 __asm__ __volatile__("mvfc %0,psw" : "=r"(x) : /* no input */)
110 #define local_irq_restore(x) \
111 __asm__ __volatile__("mvtc %0,psw" : /* no outputs */ \
112 : "r" (x) : "cbit", "memory")
114 #if !(defined(CONFIG_CHIP_M32102) || defined(CONFIG_CHIP_M32104))
115 #define local_irq_save(x) \
116 __asm__ __volatile__( \
117 "mvfc %0, psw; \n\t" \
118 "clrpsw #0x40 -> nop; \n\t" \
119 : "=r" (x) : /* no input */ : "memory")
120 #else /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */
121 #define local_irq_save(x) \
123 unsigned long tmpreg; \
124 __asm__ __volatile__( \
126 "mvfc %0, psw \n\t" \
127 "mvtc %1, psw \n\t" \
128 "and3 %1, %0, #0xffbf \n\t" \
129 "mvtc %1, psw \n\t" \
130 : "=r" (x), "=&r" (tmpreg) \
131 : : "cbit", "memory"); \
133 #endif /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */
135 #define irqs_disabled() \
137 unsigned long flags; \
138 local_save_flags(flags); \
142 #define nop() __asm__ __volatile__ ("nop" : : )
144 #define xchg(ptr,x) \
145 ((__typeof__(*(ptr)))__xchg((unsigned long)(x),(ptr),sizeof(*(ptr))))
147 #define tas(ptr) (xchg((ptr),1))
150 extern void __xchg_called_with_bad_pointer(void);
153 #ifdef CONFIG_CHIP_M32700_TS1
154 #define DCACHE_CLEAR(reg0, reg1, addr) \
155 "seth "reg1", #high(dcache_dummy); \n\t" \
156 "or3 "reg1", "reg1", #low(dcache_dummy); \n\t" \
157 "lock "reg0", @"reg1"; \n\t" \
158 "add3 "reg0", "addr", #0x1000; \n\t" \
159 "ld "reg0", @"reg0"; \n\t" \
160 "add3 "reg0", "addr", #0x2000; \n\t" \
161 "ld "reg0", @"reg0"; \n\t" \
162 "unlock "reg0", @"reg1"; \n\t"
163 /* FIXME: This workaround code cannot handle kenrel modules
164 * correctly under SMP environment.
166 #else /* CONFIG_CHIP_M32700_TS1 */
167 #define DCACHE_CLEAR(reg0, reg1, addr)
168 #endif /* CONFIG_CHIP_M32700_TS1 */
170 static __inline__
unsigned long __xchg(unsigned long x
, volatile void * ptr
,
174 unsigned long tmp
= 0;
176 local_irq_save(flags
);
181 __asm__
__volatile__ (
184 : "=&r" (tmp
) : "r" (x
), "r" (ptr
) : "memory");
187 __asm__
__volatile__ (
190 : "=&r" (tmp
) : "r" (x
), "r" (ptr
) : "memory");
193 __asm__
__volatile__ (
196 : "=&r" (tmp
) : "r" (x
), "r" (ptr
) : "memory");
198 #else /* CONFIG_SMP */
200 __asm__
__volatile__ (
201 DCACHE_CLEAR("%0", "r4", "%2")
203 "unlock %1, @%2; \n\t"
204 : "=&r" (tmp
) : "r" (x
), "r" (ptr
)
206 #ifdef CONFIG_CHIP_M32700_TS1
208 #endif /* CONFIG_CHIP_M32700_TS1 */
212 __xchg_called_with_bad_pointer();
213 #endif /* CONFIG_SMP */
216 local_irq_restore(flags
);
221 #define __HAVE_ARCH_CMPXCHG 1
223 static __inline__
unsigned long
224 __cmpxchg_u32(volatile unsigned int *p
, unsigned int old
, unsigned int new)
229 local_irq_save(flags
);
230 __asm__
__volatile__ (
231 DCACHE_CLEAR("%0", "r4", "%1")
232 M32R_LOCK
" %0, @%1; \n"
233 " bne %0, %2, 1f; \n"
234 M32R_UNLOCK
" %3, @%1; \n"
238 M32R_UNLOCK
" %0, @%1; \n"
242 : "r" (p
), "r" (old
), "r" (new)
244 #ifdef CONFIG_CHIP_M32700_TS1
246 #endif /* CONFIG_CHIP_M32700_TS1 */
248 local_irq_restore(flags
);
253 /* This function doesn't exist, so you'll get a linker error
254 if something tries to do an invalid cmpxchg(). */
255 extern void __cmpxchg_called_with_bad_pointer(void);
257 static __inline__
unsigned long
258 __cmpxchg(volatile void *ptr
, unsigned long old
, unsigned long new, int size
)
262 return __cmpxchg_u32(ptr
, old
, new);
263 #if 0 /* we don't have __cmpxchg_u64 */
265 return __cmpxchg_u64(ptr
, old
, new);
268 __cmpxchg_called_with_bad_pointer();
272 #define cmpxchg(ptr,o,n) \
274 __typeof__(*(ptr)) _o_ = (o); \
275 __typeof__(*(ptr)) _n_ = (n); \
276 (__typeof__(*(ptr))) __cmpxchg((ptr), (unsigned long)_o_, \
277 (unsigned long)_n_, sizeof(*(ptr))); \
280 #endif /* __KERNEL__ */
285 * mb() prevents loads and stores being reordered across this point.
286 * rmb() prevents loads being reordered across this point.
287 * wmb() prevents stores being reordered across this point.
289 #define mb() barrier()
294 * read_barrier_depends - Flush all pending reads that subsequents reads
297 * No data-dependent reads from memory-like regions are ever reordered
298 * over this barrier. All reads preceding this primitive are guaranteed
299 * to access memory (but not necessarily other CPUs' caches) before any
300 * reads following this primitive that depend on the data return by
301 * any of the preceding reads. This primitive is much lighter weight than
302 * rmb() on most CPUs, and is never heavier weight than is
305 * These ordering constraints are respected by both the local CPU
308 * Ordering is not guaranteed by anything other than these primitives,
309 * not even by data dependencies. See the documentation for
310 * memory_barrier() for examples and URLs to more information.
312 * For example, the following code would force ordering (the initial
313 * value of "a" is zero, "b" is one, and "p" is "&a"):
321 * read_barrier_depends();
326 * because the read of "*q" depends on the read of "p" and these
327 * two reads are separated by a read_barrier_depends(). However,
328 * the following code, with the same initial values for "a" and "b":
336 * read_barrier_depends();
340 * does not enforce ordering, since there is no data dependency between
341 * the read of "a" and the read of "b". Therefore, on some CPUs, such
342 * as Alpha, "y" could be set to 3 and "x" to 0. Use rmb()
343 * in cases like thiswhere there are no data dependencies.
346 #define read_barrier_depends() do { } while (0)
349 #define smp_mb() mb()
350 #define smp_rmb() rmb()
351 #define smp_wmb() wmb()
352 #define smp_read_barrier_depends() read_barrier_depends()
354 #define smp_mb() barrier()
355 #define smp_rmb() barrier()
356 #define smp_wmb() barrier()
357 #define smp_read_barrier_depends() do { } while (0)
360 #define set_mb(var, value) do { xchg(&var, value); } while (0)
361 #define set_wmb(var, value) do { var = value; wmb(); } while (0)
363 #define arch_align_stack(x) (x)
365 #endif /* _ASM_M32R_SYSTEM_H */