?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 4.19-rc7
[linux-2.6/btrfs-unstable.git] / sound / pci / ice1712 / ice1712.h
blob8ae8742662a501bbf1a2ffc16cf81abb1db53f81
1 #ifndef __SOUND_ICE1712_H
2 #define __SOUND_ICE1712_H
3
4 /*
5 * ALSA driver for ICEnsemble ICE1712 (Envy24)
6 *
7 * Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 *
23 */
24
25 #include <linux/io.h>
26 #include <sound/control.h>
27 #include <sound/ac97_codec.h>
28 #include <sound/rawmidi.h>
29 #include <sound/i2c.h>
30 #include <sound/ak4xxx-adda.h>
31 #include <sound/ak4114.h>
32 #include <sound/pt2258.h>
33 #include <sound/pcm.h>
34 #include <sound/mpu401.h>
35
36
37 /*
38 * Direct registers
39 */
40
41 #define ICEREG(ice, x) ((ice)->port + ICE1712_REG_##x)
42
43 #define ICE1712_REG_CONTROL 0x00 /* byte */
44 #define ICE1712_RESET 0x80 /* soft reset whole chip */
45 #define ICE1712_SERR_ASSERT_DS_DMA 0x40 /* disabled SERR# assertion for the DS DMA Ch-C irq otherwise enabled */
46 #define ICE1712_DOS_VOL 0x10 /* DOS WT/FM volume control */
47 #define ICE1712_SERR_LEVEL 0x08 /* SERR# level otherwise edge */
48 #define ICE1712_SERR_ASSERT_SB 0x02 /* disabled SERR# assertion for SB irq otherwise enabled */
49 #define ICE1712_NATIVE 0x01 /* native mode otherwise SB */
50 #define ICE1712_REG_IRQMASK 0x01 /* byte */
51 #define ICE1712_IRQ_MPU1 0x80 /* MIDI irq mask */
52 #define ICE1712_IRQ_TIMER 0x40 /* Timer mask */
53 #define ICE1712_IRQ_MPU2 0x20 /* Secondary MIDI irq mask */
54 #define ICE1712_IRQ_PROPCM 0x10 /* professional multi-track */
55 #define ICE1712_IRQ_FM 0x08 /* FM/MIDI - legacy */
56 #define ICE1712_IRQ_PBKDS 0x04 /* playback DS channels */
57 #define ICE1712_IRQ_CONCAP 0x02 /* consumer capture */
58 #define ICE1712_IRQ_CONPBK 0x01 /* consumer playback */
59 #define ICE1712_REG_IRQSTAT 0x02 /* byte */
60 /* look to ICE1712_IRQ_* */
61 #define ICE1712_REG_INDEX 0x03 /* byte - indirect CCIxx regs */
62 #define ICE1712_REG_DATA 0x04 /* byte - indirect CCIxx regs */
63 #define ICE1712_REG_NMI_STAT1 0x05 /* byte */
64 #define ICE1712_REG_NMI_DATA 0x06 /* byte */
65 #define ICE1712_REG_NMI_INDEX 0x07 /* byte */
66 #define ICE1712_REG_AC97_INDEX 0x08 /* byte */
67 #define ICE1712_REG_AC97_CMD 0x09 /* byte */
68 #define ICE1712_AC97_COLD 0x80 /* cold reset */
69 #define ICE1712_AC97_WARM 0x40 /* warm reset */
70 #define ICE1712_AC97_WRITE 0x20 /* W: write, R: write in progress */
71 #define ICE1712_AC97_READ 0x10 /* W: read, R: read in progress */
72 #define ICE1712_AC97_READY 0x08 /* codec ready status bit */
73 #define ICE1712_AC97_PBK_VSR 0x02 /* playback VSR */
74 #define ICE1712_AC97_CAP_VSR 0x01 /* capture VSR */
75 #define ICE1712_REG_AC97_DATA 0x0a /* word (little endian) */
76 #define ICE1712_REG_MPU1_CTRL 0x0c /* byte */
77 #define ICE1712_REG_MPU1_DATA 0x0d /* byte */
78 #define ICE1712_REG_I2C_DEV_ADDR 0x10 /* byte */
79 #define ICE1712_I2C_WRITE 0x01 /* write direction */
80 #define ICE1712_REG_I2C_BYTE_ADDR 0x11 /* byte */
81 #define ICE1712_REG_I2C_DATA 0x12 /* byte */
82 #define ICE1712_REG_I2C_CTRL 0x13 /* byte */
83 #define ICE1712_I2C_EEPROM 0x80 /* EEPROM exists */
84 #define ICE1712_I2C_BUSY 0x01 /* busy bit */
85 #define ICE1712_REG_CONCAP_ADDR 0x14 /* dword - consumer capture */
86 #define ICE1712_REG_CONCAP_COUNT 0x18 /* word - current/base count */
87 #define ICE1712_REG_SERR_SHADOW 0x1b /* byte */
88 #define ICE1712_REG_MPU2_CTRL 0x1c /* byte */
89 #define ICE1712_REG_MPU2_DATA 0x1d /* byte */
90 #define ICE1712_REG_TIMER 0x1e /* word */
91
92 /*
93 * Indirect registers
94 */
95
96 #define ICE1712_IREG_PBK_COUNT_LO 0x00
97 #define ICE1712_IREG_PBK_COUNT_HI 0x01
98 #define ICE1712_IREG_PBK_CTRL 0x02
99 #define ICE1712_IREG_PBK_LEFT 0x03 /* left volume */
100 #define ICE1712_IREG_PBK_RIGHT 0x04 /* right volume */
101 #define ICE1712_IREG_PBK_SOFT 0x05 /* soft volume */
102 #define ICE1712_IREG_PBK_RATE_LO 0x06
103 #define ICE1712_IREG_PBK_RATE_MID 0x07
104 #define ICE1712_IREG_PBK_RATE_HI 0x08
105 #define ICE1712_IREG_CAP_COUNT_LO 0x10
106 #define ICE1712_IREG_CAP_COUNT_HI 0x11
107 #define ICE1712_IREG_CAP_CTRL 0x12
108 #define ICE1712_IREG_GPIO_DATA 0x20
109 #define ICE1712_IREG_GPIO_WRITE_MASK 0x21
110 #define ICE1712_IREG_GPIO_DIRECTION 0x22
111 #define ICE1712_IREG_CONSUMER_POWERDOWN 0x30
112 #define ICE1712_IREG_PRO_POWERDOWN 0x31
113
114 /*
115 * Consumer section direct DMA registers
116 */
117
118 #define ICEDS(ice, x) ((ice)->dmapath_port + ICE1712_DS_##x)
119
120 #define ICE1712_DS_INTMASK 0x00 /* word - interrupt mask */
121 #define ICE1712_DS_INTSTAT 0x02 /* word - interrupt status */
122 #define ICE1712_DS_DATA 0x04 /* dword - channel data */
123 #define ICE1712_DS_INDEX 0x08 /* dword - channel index */
124
125 /*
126 * Consumer section channel registers
127 */
128
129 #define ICE1712_DSC_ADDR0 0x00 /* dword - base address 0 */
130 #define ICE1712_DSC_COUNT0 0x01 /* word - count 0 */
131 #define ICE1712_DSC_ADDR1 0x02 /* dword - base address 1 */
132 #define ICE1712_DSC_COUNT1 0x03 /* word - count 1 */
133 #define ICE1712_DSC_CONTROL 0x04 /* byte - control & status */
134 #define ICE1712_BUFFER1 0x80 /* buffer1 is active */
135 #define ICE1712_BUFFER1_AUTO 0x40 /* buffer1 auto init */
136 #define ICE1712_BUFFER0_AUTO 0x20 /* buffer0 auto init */
137 #define ICE1712_FLUSH 0x10 /* flush FIFO */
138 #define ICE1712_STEREO 0x08 /* stereo */
139 #define ICE1712_16BIT 0x04 /* 16-bit data */
140 #define ICE1712_PAUSE 0x02 /* pause */
141 #define ICE1712_START 0x01 /* start */
142 #define ICE1712_DSC_RATE 0x05 /* dword - rate */
143 #define ICE1712_DSC_VOLUME 0x06 /* word - volume control */
144
145 /*
146 * Professional multi-track direct control registers
147 */
148
149 #define ICEMT(ice, x) ((ice)->profi_port + ICE1712_MT_##x)
150
151 #define ICE1712_MT_IRQ 0x00 /* byte - interrupt mask */
152 #define ICE1712_MULTI_CAPTURE 0x80 /* capture IRQ */
153 #define ICE1712_MULTI_PLAYBACK 0x40 /* playback IRQ */
154 #define ICE1712_MULTI_CAPSTATUS 0x02 /* capture IRQ status */
155 #define ICE1712_MULTI_PBKSTATUS 0x01 /* playback IRQ status */
156 #define ICE1712_MT_RATE 0x01 /* byte - sampling rate select */
157 #define ICE1712_SPDIF_MASTER 0x10 /* S/PDIF input is master clock */
158 #define ICE1712_MT_I2S_FORMAT 0x02 /* byte - I2S data format */
159 #define ICE1712_MT_AC97_INDEX 0x04 /* byte - AC'97 index */
160 #define ICE1712_MT_AC97_CMD 0x05 /* byte - AC'97 command & status */
161 /* look to ICE1712_AC97_* */
162 #define ICE1712_MT_AC97_DATA 0x06 /* word - AC'97 data */
163 #define ICE1712_MT_PLAYBACK_ADDR 0x10 /* dword - playback address */
164 #define ICE1712_MT_PLAYBACK_SIZE 0x14 /* word - playback size */
165 #define ICE1712_MT_PLAYBACK_COUNT 0x16 /* word - playback count */
166 #define ICE1712_MT_PLAYBACK_CONTROL 0x18 /* byte - control */
167 #define ICE1712_CAPTURE_START_SHADOW 0x04 /* capture start */
168 #define ICE1712_PLAYBACK_PAUSE 0x02 /* playback pause */
169 #define ICE1712_PLAYBACK_START 0x01 /* playback start */
170 #define ICE1712_MT_CAPTURE_ADDR 0x20 /* dword - capture address */
171 #define ICE1712_MT_CAPTURE_SIZE 0x24 /* word - capture size */
172 #define ICE1712_MT_CAPTURE_COUNT 0x26 /* word - capture count */
173 #define ICE1712_MT_CAPTURE_CONTROL 0x28 /* byte - control */
174 #define ICE1712_CAPTURE_START 0x01 /* capture start */
175 #define ICE1712_MT_ROUTE_PSDOUT03 0x30 /* word */
176 #define ICE1712_MT_ROUTE_SPDOUT 0x32 /* word */
177 #define ICE1712_MT_ROUTE_CAPTURE 0x34 /* dword */
178 #define ICE1712_MT_MONITOR_VOLUME 0x38 /* word */
179 #define ICE1712_MT_MONITOR_INDEX 0x3a /* byte */
180 #define ICE1712_MT_MONITOR_RATE 0x3b /* byte */
181 #define ICE1712_MT_MONITOR_ROUTECTRL 0x3c /* byte */
182 #define ICE1712_ROUTE_AC97 0x01 /* route digital mixer output to AC'97 */
183 #define ICE1712_MT_MONITOR_PEAKINDEX 0x3e /* byte */
184 #define ICE1712_MT_MONITOR_PEAKDATA 0x3f /* byte */
185
186 /*
187 * Codec configuration bits
188 */
189
190 /* PCI[60] System Configuration */
191 #define ICE1712_CFG_CLOCK 0xc0
192 #define ICE1712_CFG_CLOCK512 0x00 /* 22.5692Mhz, 44.1kHz*512 */
193 #define ICE1712_CFG_CLOCK384 0x40 /* 16.9344Mhz, 44.1kHz*384 */
194 #define ICE1712_CFG_EXT 0x80 /* external clock */
195 #define ICE1712_CFG_2xMPU401 0x20 /* two MPU401 UARTs */
196 #define ICE1712_CFG_NO_CON_AC97 0x10 /* consumer AC'97 codec is not present */
197 #define ICE1712_CFG_ADC_MASK 0x0c /* one, two, three, four stereo ADCs */
198 #define ICE1712_CFG_DAC_MASK 0x03 /* one, two, three, four stereo DACs */
199 /* PCI[61] AC-Link Configuration */
200 #define ICE1712_CFG_PRO_I2S 0x80 /* multitrack converter: I2S or AC'97 */
201 #define ICE1712_CFG_AC97_PACKED 0x01 /* split or packed mode - AC'97 */
202 /* PCI[62] I2S Features */
203 #define ICE1712_CFG_I2S_VOLUME 0x80 /* volume/mute capability */
204 #define ICE1712_CFG_I2S_96KHZ 0x40 /* supports 96kHz sampling */
205 #define ICE1712_CFG_I2S_RESMASK 0x30 /* resolution mask, 16,18,20,24-bit */
206 #define ICE1712_CFG_I2S_OTHER 0x0f /* other I2S IDs */
207 /* PCI[63] S/PDIF Configuration */
208 #define ICE1712_CFG_I2S_CHIPID 0xfc /* I2S chip ID */
209 #define ICE1712_CFG_SPDIF_IN 0x02 /* S/PDIF input is present */
210 #define ICE1712_CFG_SPDIF_OUT 0x01 /* S/PDIF output is present */
211
212 /*
213 * DMA mode values
214 * identical with DMA_XXX on i386 architecture.
215 */
216 #define ICE1712_DMA_MODE_WRITE 0x48
217 #define ICE1712_DMA_AUTOINIT 0x10
218
219
220 /*
221 * I2C EEPROM Address
222 */
223 #define ICE_I2C_EEPROM_ADDR 0xA0
224
225 struct snd_ice1712;
226
227 struct snd_ice1712_eeprom {
228 unsigned int subvendor; /* PCI[2c-2f] */
229 unsigned char size; /* size of EEPROM image in bytes */
230 unsigned char version; /* must be 1 (or 2 for vt1724) */
231 unsigned char data[32];
232 unsigned int gpiomask;
233 unsigned int gpiostate;
234 unsigned int gpiodir;
235 };
236
237 enum {
238 ICE_EEP1_CODEC = 0, /* 06 */
239 ICE_EEP1_ACLINK, /* 07 */
240 ICE_EEP1_I2SID, /* 08 */
241 ICE_EEP1_SPDIF, /* 09 */
242 ICE_EEP1_GPIO_MASK, /* 0a */
243 ICE_EEP1_GPIO_STATE, /* 0b */
244 ICE_EEP1_GPIO_DIR, /* 0c */
245 ICE_EEP1_AC97_MAIN_LO, /* 0d */
246 ICE_EEP1_AC97_MAIN_HI, /* 0e */
247 ICE_EEP1_AC97_PCM_LO, /* 0f */
248 ICE_EEP1_AC97_PCM_HI, /* 10 */
249 ICE_EEP1_AC97_REC_LO, /* 11 */
250 ICE_EEP1_AC97_REC_HI, /* 12 */
251 ICE_EEP1_AC97_RECSRC, /* 13 */
252 ICE_EEP1_DAC_ID, /* 14 */
253 ICE_EEP1_DAC_ID1,
254 ICE_EEP1_DAC_ID2,
255 ICE_EEP1_DAC_ID3,
256 ICE_EEP1_ADC_ID, /* 18 */
257 ICE_EEP1_ADC_ID1,
258 ICE_EEP1_ADC_ID2,
259 ICE_EEP1_ADC_ID3
260 };
261
262 #define ice_has_con_ac97(ice) (!((ice)->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_NO_CON_AC97))
263
264
265 struct snd_ak4xxx_private {
266 unsigned int cif:1; /* CIF mode */
267 unsigned char caddr; /* C0 and C1 bits */
268 unsigned int data_mask; /* DATA gpio bit */
269 unsigned int clk_mask; /* CLK gpio bit */
270 unsigned int cs_mask; /* bit mask for select/deselect address */
271 unsigned int cs_addr; /* bits to select address */
272 unsigned int cs_none; /* bits to deselect address */
273 unsigned int add_flags; /* additional bits at init */
274 unsigned int mask_flags; /* total mask bits */
275 struct snd_akm4xxx_ops {
276 void (*set_rate_val)(struct snd_akm4xxx *ak, unsigned int rate);
277 } ops;
278 };
279
280 struct snd_ice1712_spdif {
281 unsigned char cs8403_bits;
282 unsigned char cs8403_stream_bits;
283 struct snd_kcontrol *stream_ctl;
284
285 struct snd_ice1712_spdif_ops {
286 void (*open)(struct snd_ice1712 *, struct snd_pcm_substream *);
287 void (*setup_rate)(struct snd_ice1712 *, int rate);
288 void (*close)(struct snd_ice1712 *, struct snd_pcm_substream *);
289 void (*default_get)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
290 int (*default_put)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
291 void (*stream_get)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
292 int (*stream_put)(struct snd_ice1712 *, struct snd_ctl_elem_value *ucontrol);
293 } ops;
294 };
295
296 struct snd_ice1712_card_info;
297
298 struct snd_ice1712 {
299 unsigned long conp_dma_size;
300 unsigned long conc_dma_size;
301 unsigned long prop_dma_size;
302 unsigned long proc_dma_size;
303 int irq;
304
305 unsigned long port;
306 unsigned long ddma_port;
307 unsigned long dmapath_port;
308 unsigned long profi_port;
309
310 struct pci_dev *pci;
311 struct snd_card *card;
312 struct snd_pcm *pcm;
313 struct snd_pcm *pcm_ds;
314 struct snd_pcm *pcm_pro;
315 struct snd_pcm_substream *playback_con_substream;
316 struct snd_pcm_substream *playback_con_substream_ds[6];
317 struct snd_pcm_substream *capture_con_substream;
318 struct snd_pcm_substream *playback_pro_substream;
319 struct snd_pcm_substream *capture_pro_substream;
320 unsigned int playback_pro_size;
321 unsigned int capture_pro_size;
322 unsigned int playback_con_virt_addr[6];
323 unsigned int playback_con_active_buf[6];
324 unsigned int capture_con_virt_addr;
325 unsigned int ac97_ext_id;
326 struct snd_ac97 *ac97;
327 struct snd_rawmidi *rmidi[2];
328
329 spinlock_t reg_lock;
330 struct snd_info_entry *proc_entry;
331
332 struct snd_ice1712_eeprom eeprom;
333 struct snd_ice1712_card_info *card_info;
334
335 unsigned int pro_volumes[20];
336 unsigned int omni:1; /* Delta Omni I/O */
337 unsigned int dxr_enable:1; /* Terratec DXR enable for DMX6FIRE */
338 unsigned int vt1724:1;
339 unsigned int vt1720:1;
340 unsigned int has_spdif:1; /* VT1720/4 - has SPDIF I/O */
341 unsigned int force_pdma4:1; /* VT1720/4 - PDMA4 as non-spdif */
342 unsigned int force_rdma1:1; /* VT1720/4 - RDMA1 as non-spdif */
343 unsigned int midi_output:1; /* VT1720/4: MIDI output triggered */
344 unsigned int midi_input:1; /* VT1720/4: MIDI input triggered */
345 unsigned int own_routing:1; /* VT1720/4: use own routing ctls */
346 unsigned int num_total_dacs; /* total DACs */
347 unsigned int num_total_adcs; /* total ADCs */
348 unsigned int cur_rate; /* current rate */
349
350 struct mutex open_mutex;
351 struct snd_pcm_substream *pcm_reserved[4];
352 const struct snd_pcm_hw_constraint_list *hw_rates; /* card-specific rate constraints */
353
354 unsigned int akm_codecs;
355 struct snd_akm4xxx *akm;
356 struct snd_ice1712_spdif spdif;
357
358 struct mutex i2c_mutex; /* I2C mutex for ICE1724 registers */
359 struct snd_i2c_bus *i2c; /* I2C bus */
360 struct snd_i2c_device *cs8427; /* CS8427 I2C device */
361 unsigned int cs8427_timeout; /* CS8427 reset timeout in HZ/100 */
362
363 struct ice1712_gpio {
364 unsigned int direction; /* current direction bits */
365 unsigned int write_mask; /* current mask bits */
366 unsigned int saved[2]; /* for ewx_i2c */
367 /* operators */
368 void (*set_mask)(struct snd_ice1712 *ice, unsigned int data);
369 unsigned int (*get_mask)(struct snd_ice1712 *ice);
370 void (*set_dir)(struct snd_ice1712 *ice, unsigned int data);
371 unsigned int (*get_dir)(struct snd_ice1712 *ice);
372 void (*set_data)(struct snd_ice1712 *ice, unsigned int data);
373 unsigned int (*get_data)(struct snd_ice1712 *ice);
374 /* misc operators - move to another place? */
375 void (*set_pro_rate)(struct snd_ice1712 *ice, unsigned int rate);
376 void (*i2s_mclk_changed)(struct snd_ice1712 *ice);
377 } gpio;
378 struct mutex gpio_mutex;
379
380 /* other board-specific data */
381 void *spec;
382
383 /* VT172x specific */
384 int pro_rate_default;
385 int (*is_spdif_master)(struct snd_ice1712 *ice);
386 unsigned int (*get_rate)(struct snd_ice1712 *ice);
387 void (*set_rate)(struct snd_ice1712 *ice, unsigned int rate);
388 unsigned char (*set_mclk)(struct snd_ice1712 *ice, unsigned int rate);
389 int (*set_spdif_clock)(struct snd_ice1712 *ice, int type);
390 int (*get_spdif_master_type)(struct snd_ice1712 *ice);
391 const char * const *ext_clock_names;
392 int ext_clock_count;
393 void (*pro_open)(struct snd_ice1712 *, struct snd_pcm_substream *);
394 #ifdef CONFIG_PM_SLEEP
395 int (*pm_suspend)(struct snd_ice1712 *);
396 int (*pm_resume)(struct snd_ice1712 *);
397 unsigned int pm_suspend_enabled:1;
398 unsigned int pm_saved_is_spdif_master:1;
399 unsigned int pm_saved_spdif_ctrl;
400 unsigned char pm_saved_spdif_cfg;
401 unsigned int pm_saved_route;
402 #endif
403 };
404
405
406 /*
407 * gpio access functions
408 */
409 static inline void snd_ice1712_gpio_set_dir(struct snd_ice1712 *ice, unsigned int bits)
410 {
411 ice->gpio.set_dir(ice, bits);
412 }
413
414 static inline unsigned int snd_ice1712_gpio_get_dir(struct snd_ice1712 *ice)
415 {
416 return ice->gpio.get_dir(ice);
417 }
418
419 static inline void snd_ice1712_gpio_set_mask(struct snd_ice1712 *ice, unsigned int bits)
420 {
421 ice->gpio.set_mask(ice, bits);
422 }
423
424 static inline void snd_ice1712_gpio_write(struct snd_ice1712 *ice, unsigned int val)
425 {
426 ice->gpio.set_data(ice, val);
427 }
428
429 static inline unsigned int snd_ice1712_gpio_read(struct snd_ice1712 *ice)
430 {
431 return ice->gpio.get_data(ice);
432 }
433
434 /*
435 * save and restore gpio status
436 * The access to gpio will be protected by mutex, so don't forget to
437 * restore!
438 */
439 static inline void snd_ice1712_save_gpio_status(struct snd_ice1712 *ice)
440 {
441 mutex_lock(&ice->gpio_mutex);
442 ice->gpio.saved[0] = ice->gpio.direction;
443 ice->gpio.saved[1] = ice->gpio.write_mask;
444 }
445
446 static inline void snd_ice1712_restore_gpio_status(struct snd_ice1712 *ice)
447 {
448 ice->gpio.set_dir(ice, ice->gpio.saved[0]);
449 ice->gpio.set_mask(ice, ice->gpio.saved[1]);
450 ice->gpio.direction = ice->gpio.saved[0];
451 ice->gpio.write_mask = ice->gpio.saved[1];
452 mutex_unlock(&ice->gpio_mutex);
453 }
454
455 /* for bit controls */
456 #define ICE1712_GPIO(xiface, xname, xindex, mask, invert, xaccess) \
457 { .iface = xiface, .name = xname, .access = xaccess, .info = snd_ctl_boolean_mono_info, \
458 .get = snd_ice1712_gpio_get, .put = snd_ice1712_gpio_put, \
459 .private_value = mask | (invert << 24) }
460
461 int snd_ice1712_gpio_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol);
462 int snd_ice1712_gpio_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol);
463
464 /*
465 * set gpio direction, write mask and data
466 */
467 static inline void snd_ice1712_gpio_write_bits(struct snd_ice1712 *ice,
468 unsigned int mask, unsigned int bits)
469 {
470 unsigned val;
471
472 ice->gpio.direction |= mask;
473 snd_ice1712_gpio_set_dir(ice, ice->gpio.direction);
474 val = snd_ice1712_gpio_read(ice);
475 val &= ~mask;
476 val |= mask & bits;
477 snd_ice1712_gpio_write(ice, val);
478 }
479
480 static inline int snd_ice1712_gpio_read_bits(struct snd_ice1712 *ice,
481 unsigned int mask)
482 {
483 ice->gpio.direction &= ~mask;
484 snd_ice1712_gpio_set_dir(ice, ice->gpio.direction);
485 return snd_ice1712_gpio_read(ice) & mask;
486 }
487
488 /* route access functions */
489 int snd_ice1724_get_route_val(struct snd_ice1712 *ice, int shift);
490 int snd_ice1724_put_route_val(struct snd_ice1712 *ice, unsigned int val,
491 int shift);
492
493 int snd_ice1712_spdif_build_controls(struct snd_ice1712 *ice);
494
495 int snd_ice1712_akm4xxx_init(struct snd_akm4xxx *ak,
496 const struct snd_akm4xxx *template,
497 const struct snd_ak4xxx_private *priv,
498 struct snd_ice1712 *ice);
499 void snd_ice1712_akm4xxx_free(struct snd_ice1712 *ice);
500 int snd_ice1712_akm4xxx_build_controls(struct snd_ice1712 *ice);
501
502 int snd_ice1712_init_cs8427(struct snd_ice1712 *ice, int addr);
503
504 static inline void snd_ice1712_write(struct snd_ice1712 *ice, u8 addr, u8 data)
505 {
506 outb(addr, ICEREG(ice, INDEX));
507 outb(data, ICEREG(ice, DATA));
508 }
509
510 static inline u8 snd_ice1712_read(struct snd_ice1712 *ice, u8 addr)
511 {
512 outb(addr, ICEREG(ice, INDEX));
513 return inb(ICEREG(ice, DATA));
514 }
515
516
517 /*
518 * entry pointer
519 */
520
521 struct snd_ice1712_card_info {
522 unsigned int subvendor;
523 const char *name;
524 const char *model;
525 const char *driver;
526 int (*chip_init)(struct snd_ice1712 *);
527 void (*chip_exit)(struct snd_ice1712 *);
528 int (*build_controls)(struct snd_ice1712 *);
529 unsigned int no_mpu401:1;
530 unsigned int mpu401_1_info_flags;
531 unsigned int mpu401_2_info_flags;
532 const char *mpu401_1_name;
533 const char *mpu401_2_name;
534 const unsigned int eeprom_size;
535 const unsigned char *eeprom_data;
536 };
537
538
539 #endif /* __SOUND_ICE1712_H */
(deprecated) Btrfs devel tree